# EEE1002/EEE1010 - Electronics I Analogue Electronics 

Lecture Notes

S. Le Goff

School of Electrical and Electronic Engineering
Newcastle University

## Module Organization

Lecturer for Analogue Electronics: S Le Goff (module leader)
Lecturer for Digital Electronics: N Coleman

Analogue Electronics: 24 hours of lectures and tutorials (12 weeks $\times 2$ hours/week)

## Assessment for analogue electronics:

- Mid-semester test in November, analogue electronics only, 1 hour, $8 \%$ of the final mark.
- Final examination in January, analogue \& digital electronics, 2 hours, $50 \%$ of the final mark.


## Recommended Books:

- Electronics - A Systems Approach, $4^{\text {th }}$ Edition, by Neil Storey, Pearson Education, 2009.
- Analysis and Design of Analog Integrated Circuits, $5^{\text {th }}$ Edition, by Paul Gray, Paul Hurst, Stephen Lewis, and Robert Meyer, John Wiley \& Sons, 2012.
- Digital Integrated Circuits - A Design Perspective, $2^{\text {th }}$ Edition, by Jan Rabaey, Ananta Chandrakasan, and Borivoje Nikolic, Pearson Education, 2003.
- Microelectronic Circuits and Devices, $2^{\text {th }}$ Edition, by Mark Horenstein, Prentice Hall, 1996.
- Electronics Fundamentals - A Systems Approach, by Thomas Floyd and David Buchla, Pearson Education, 2014.
- Principles of Analog Electronics, by Giovanni Saggio, CRC Press (Taylor \& Francis Group), 2014.


## 1. Semiconductors

Solid materials may be divided, with respect to their electrical properties, into three categories:

## 1. Conductors

Conductors (e.g., copper, aluminium) have a cloud of free electrons at all temperature above absolute zero. This is formed by the weakly bound "valence" electrons in the outermost orbits of their atoms. If an electric field is applied across such a material, electrons will flow, causing an electric current.

## 2. Insulators

In insulating materials, the valence electrons are tightly bound to the nuclei of the atoms and very few of them are able to break free to conduct electricity. The application of an electric field does not cause a current to flow as there are no mobile charge carriers.

## 3. Semiconductors

At very low temperatures, semiconductors have the properties of an insulator. However, at higher temperatures, some electrons are free to move and the materials take on the properties of a conductor (albeit a poor one). Nevertheless, semiconductors have some useful characteristics that make them distinct from both insulators and conductors.

To understand the operation of diodes, transistors, and other electronic devices, we need to understand the basic structure of semiconductors.

A few common semiconductor materials: silicon ( Si ), germanium (Ge), gallium arsenide (GaAs), indium phosphide (InP), silicon carbide (SiC), silicon-germanium (SiGe).

The first transistors were made from germanium (Ge). Silicon ( Si ) types currently predominate but certain advanced microwave and high performance versions employ the compound semiconductor material gallium arsenide (GaAs) and the semiconductor alloy silicon germanium (SiGe).

Silicon and germanium fall in column IVa of the Periodic Table. This is the carbon family of elements. The characteristic of these elements is that each atom has four electrons to share with adjacent atoms.


| $Z$ | Element | No. of electrons/shell |
| :--- | :--- | :--- |
| 6 | carbon | 2,4 |
| 14 | silicon | $2,8,4$ |
| 32 | germanium | $2,8,18,4$ |
| 50 | tin | $2,8,18,18,4$ |
| 82 | lead | $2,8,18,32,18,4$ |

Let us have a closer look at silicon. The crystal structure of silicon is represented below.


The nature of a bond between two silicon atoms is such that each atom provides one electron to share with the other. The two electrons thus shared between atoms form a "covalent bond". Such a bond is very stable and holds the two atoms together very tightly. It requires a lot of energy to break this bond.

All of the outer electrons of all silicon atoms are used to make covalent bonds with other atoms. There are no electrons available to move from place to place as an electrical current. Thus, a pure silicon crystal is quite a good insulator. Increasing the temperature results in some electrons breaking free from their covalent bonds and this improves the conductivity of the silicon crystal.

To allow a silicon crystal to conduct electricity without having to increase the temperature, we must find a way to allow some electrons to move from one place to the other within the crystal despite the covalent bonds between atoms. One way to accomplish this is to introduce an impurity such as arsenic or phosphorus into the crystal structure. Such process is called doping. These elements are from column Va of the Periodic Table, and have five outer valence electrons to share with other atoms.


Four of these five electrons bond with adjacent silicon atoms as before, but the fifth electron cannot form a bond and is thus left "alone". This electron can easily be moved with only a small applied electrical voltage. Because the resulting crystal has an excess of current-carrying electrons, each with a negative charge, it is known as "N-type" silicon.

Such construction does not conduct electricity as easily as, say, copper or silver since it does exhibit some resistance to the flow of electricity. It cannot properly be called a conductor, but at the same time it is no longer an insulator. Therefore, it is known as a semiconductor.

We obtained a semiconductor material by introducing a 5 -electron impurity into a matrix of 4 electron atoms. We can also do the opposite and introduce a 3-electron impurity into such a crystal. Suppose we introduce some aluminium (from column Illa in the Periodic Table) into the crystal. We could also use gallium which is also in column IIIa.

These elements only have three valence electrons available to share with other atoms. Those three electrons do indeed form covalent bonds with adjacent silicon atoms, but the expected fourth bond cannot be formed. A complete connection is impossible here, leaving a "hole" in the structure of the crystal.


There is an empty place where an electron should logically go, and often an electron will try to move into that space to fill it. However, the electron filling the hole has to leave a covalent bond behind to fill this empty space, and therefore leaves another hole behind as it moves. Yet another electron may move into that hole, leaving another hole behind, and so on. In this manner, holes appear to move as positive charges through the crystal. Therefore, this type of semiconductor material is designated "P-type" silicon.

In an N-type semiconductor, the electrons are often referred to as the majority charge carriers, whereas the holes are called the minority charge carriers since they are actually also present but
at much lower concentration. In a similar way, in a P-type semiconductor, the holes are referred to as the majority charge carriers, whereas the electrons, which are present at much lower concentration, are the minority charge carriers.

The role played by the minority charge carriers can sometimes be ignored for simplicity purposes.

## 2. The PN Junction (Diode)

## - Basic Operation

We have just seen that a crystal of pure silicon can be turned into a relatively good electrical conductor by adding an impurity such as arsenic or phosphorus (for an N-type semiconductor) or aluminium or gallium (for a P-type semiconductor). By itself, a single type of semiconductor material is not very useful. But, something interesting happens when a single semiconductor crystal contains both P-type and N -type regions.

Hereafter, we examine the properties of a single silicon crystal which is half N -type and half P type. The two types are shown separated, as if they were two separate crystals being put in contact. In the real world, two such crystals cannot be joined together usefully. Therefore, a practical PN junction can only be created by inserting different impurities into different parts of a single crystal.


When we join the N - and P -type crystals together, an interesting interaction occurs around the junction. The extra electrons in the N region will combine with the extra holes in the P region. This leaves an area where there are no mobile charges, known as depletion region, around the junction.


Suppose now that we apply a voltage to the outside ends of our PN crystal.

Assume first that the positive voltage is applied to the N-type material. In such case, the positive voltage applied to the N -type material attracts free electrons towards the end of the crystal and away from the junction, while the negative voltage applied to the P -type end attracts holes away from the junction.

Reverse bias


The depletion region becomes wider

The result is that all available current carriers are attracted further away from the junction, and the depletion region grows correspondingly larger. Therefore, there is no current flow through the crystal because no current carriers can cross the junction. This is known as reverse bias applied to the semiconductor crystal.

Assume now that the applied voltage polarities are reversed. The negative voltage applied to the N-type end pushes electrons towards the junction, while the positive voltage at the P-type end pushes holes towards the junction. This has the effect of shrinking the depletion region.


Once the applied voltage V has become large enough to make the depletion region completely disappear, i.e. once the value of $V$ becomes equal to the threshold voltage $V_{d}$ of the PN junction ( $\mathrm{V}_{\mathrm{d}} \approx 0.7$ volt for silicon and $\mathrm{V}_{\mathrm{d}} \approx 0.3$ volt for germanium), current carriers of both types are finally able to cross the junction into the opposite ends of the crystal. Now, electrons in the P-type end are attracted to the positive applied voltage, while holes in the N -type end are attracted to the negative applied voltage. This is the condition of forward bias.

The conclusion is that an electrical current can flow through the junction in the forward direction, but not in the reverse direction. This is the basic property of a semiconductor diode.

It is important to realize that holes exist only within the crystal. A hole reaching the negative
terminal of the crystal is filled by an electron from the power source and simply disappears. At the positive terminal, the power supply attracts an electron out of the crystal, leaving a hole behind to move through the crystal toward the junction again.

## - Current-Voltage Characteristic of a Diode



The Shockley diode equation, named after transistor co-inventor William Shockley, gives the current-voltage characteristic of a diode in either forward or reverse bias. The equation is given by

$$
\mathrm{I}=\mathrm{I}_{\mathrm{S}}\left(\exp \left\{\frac{\mathrm{qV}}{\eta \mathrm{kT}}\right\}-1\right)=\mathrm{I}_{\mathrm{S}}\left(\exp \left\{\frac{\mathrm{~V}}{\eta \mathrm{~V}_{\mathrm{T}}}\right\}-1\right)
$$

where - $\mathrm{I}_{\mathrm{s}}$ : Saturation current of the diode (in the range $10^{-8}$ to $10^{-16} \mathrm{~A}$, typically);

- $\eta$ : Emission coefficient. This is an empirical constant that varies from 1 to 2 depending on the fabrication process and semiconductor material and in many cases is assumed to be approximately equal to 1 (and thus omitted).
- q: Electron charge ( $=1.602 \times 10^{-19} \mathrm{C}$ );
- T: Temperature in degrees Kelvin;
- k: Boltzmann's constant ( $\left.=1.38 \times 10^{-23} \mathrm{~J} / \mathrm{K}\right)$;
- $\mathrm{V}_{\mathrm{T}}$ : Thermal voltage ( $\approx 25 \mathrm{mV}$ at room temperature).

This expression means that the current flowing through a diode varies exponentially with the applied voltage.



## Current I (mA)



Current I (mA)


This rather complicated equation is a bit difficult to use for manual circuit analysis. Electronic engineers deal with this problem by simplifying things and using the much simpler model of the diode given below.


Note that $\mathrm{V}_{\mathrm{d}}$ is called threshold voltage or forward voltage drop of the diode. We have $\mathrm{V}_{\mathrm{d}} \approx 0.7 \mathrm{~V}$ for a silicon diode, $\mathrm{V}_{\mathrm{d}} \approx 0.3 \mathrm{~V}$ for a germanium diode, and $\mathrm{V}_{\mathrm{d}} \approx 0.25 \mathrm{~V}$ for a Schottky diode.

In this model, the current is zero for any voltage below the threshold voltage $\mathrm{V}_{\mathrm{d}}$. In effect, the diode is viewed as a switch which is open when we apply low or negative voltages across it but which closes when we apply a voltage equal to $\mathrm{V}_{\mathrm{d}}$ across it. It is important to understand that, with this model, it is strictly impossible to get a voltage larger than $\mathrm{V}_{\mathrm{d}}$ across the diode.

## - Zener Diodes

With the application of sufficient reverse voltage, a diode experiences a breakdown and conduct current in the reverse direction. Electrons which break free under the influence of the applied electric field can be accelerated enough that they can knock loose other electrons and the subsequent collisions quickly become an avalanche.


When this process takes place, very small changes in voltage can cause very large changes in current. The breakdown process depends upon the applied electric field. Thus, by changing the thickness of the layer to which the voltage is applied, Zener diodes, named after the American physicist Clarence Zener, can be formed which break down at voltages from about a few volts to several hundred volts.

The useful feature here is that the voltage across the diode remains nearly constant even with large changes in current through the diode. Such diodes find wide use in electronic circuits as voltage regulators. To illustrate this point, let us consider the circuit shown below.


In this circuit, the Zener diode is connected so that it is reverse-biased by the input signal. We can write the following equation: $\mathrm{V}_{\text {in }}=\mathrm{R} \cdot \mathrm{I}+\mathrm{V}_{\text {out }}$.

If $V_{\text {in }}>V_{z}$, the diode junction will break down and conduct, drawing current from the resistance $R$. The diode prevents the output voltage $\mathrm{V}_{\text {out }}$ from going above its breakdown voltage $\mathrm{V}_{\mathrm{z}}$ and thus generates a constant output voltage $\mathrm{V}_{\text {out }}=\mathrm{V}_{\mathrm{z}}$, irrespective of the value of the input voltage as long as it remains higher than $\mathrm{V}_{\mathrm{z}}$.

Note that, in this case, the current flowing through the resistor is given by

$$
I=\frac{V_{\text {in }}-V_{\text {out }}}{R}=\frac{V_{\text {in }}-V_{z}}{R} .
$$

If $\mathrm{V}_{\text {in }}<\mathrm{V}_{\mathrm{z}}$, the reverse-bias voltage is not sufficient to break down the junction. As a result, the diode will conduct no current. The output voltage will be equal to the input voltage as there is no voltage drop across the resistance, i.e. $\mathrm{V}_{\text {out }}=\mathrm{V}_{\text {in }}$. In this situation, the Zener diode has no effect on the circuit.


## Tutorial 1 - Diode Circuits



## Question 1: Half-Wave Rectifier

The primary function of a rectifier circuit is to change an AC input voltage into a voltage that is only positive or only negative. In essence, a rectifier eliminates the unwanted polarity of the input waveform. As an illustration, consider the circuit below called half-wave rectifier.


Find the output signal $\mathrm{V}_{\text {out }}(\mathrm{t})$ obtained with the input signal $\mathrm{V}_{\text {in }}(\mathrm{t})$ depicted below.


## Question 2: Half-Wave Rectifier with Capacitor

We can modify the half-wave rectifier studied in Question 1 by placing a capacitor in parallel with the resistor. We thus obtain a power supply circuit that accepts an AC voltage as its input and provides a DC voltage as its output. This circuit can also be employed as a demodulator as part of the receiver in amplitude-modulation (AM) communication systems.

Study the operation of the circuit depicted below assuming that the input signal is a sine wave.


## Question 3: Diode Clipping

A diode-clipping circuit can be used to limit the voltage swing of a signal. Consider the circuit depicted below and find the expression of the output voltage $\mathrm{V}_{\text {out }}(\mathrm{t})$ as a function of the input voltage $\mathrm{V}_{\text {in }}(\mathrm{t})$. $\mathrm{V}_{1}$ and $\mathrm{V}_{2}$ designate two constant voltage sources (with $\mathrm{V}_{1}>0$ and $\mathrm{V}_{2}>0$ ).


## Question 4: Power-Supply Circuit using a Full-Wave Bridge Rectifier

Consider the circuit shown below.


Study the operation of the circuit depicted below assuming that the input signal is a sine wave.

## 3. The Bipolar Junction Transistor

The bipolar point-contact transistor was invented in 1947 at the Bell Telephone Laboratories (USA) by John Bardeen and Walter Brattain under the direction of William Shockley. The junction version known as the bipolar junction transistor (BJT), invented by Shockley in 1948, is the version we are going to study hereafter. In acknowledgement of this accomplishment, Shockley, Bardeen, and Brattain were jointly awarded the 1956 Nobel Prize in Physics "for their researches on semiconductors and their discovery of the transistor effect."


John Bardeen, William Shockley and Walter Brattain at Bell Labs, 1948


A replica of the first working transistor

The transistor (in its various forms, not only BJT) is the key active component in practically all modern electronics. Many consider it to be one of the greatest inventions of the 20th century. Its importance in today's society rests on its ability to be mass produced using a highly automated process (semiconductor device fabrication) that achieves astonishingly low per-transistor costs.

Although several companies each produce over a billion individually packaged (known as discrete) transistors every year, the vast majority of transistors now are produced in integrated circuits, along with diodes, resistors, capacitors and other electronic components, to produce complete electronic circuits.

## - Basic Operation

A NPN BJT is a semiconductor device consisting of a narrow P-type region between two N-type regions. The three regions are called the emitter (E), base (B), and collector (C), respectively. The emitter region is heavily doped with the appropriate impurity, while the base region is very lightly doped. The collector region has a moderate doping level. Note that the structure is not symmetrical.


Simplified cross section of a planar NPN bipolar junction transistor


We consider throughout this chapter a device consisting of $\mathrm{N}, \mathrm{P}$, and N regions in order, but we can also build equivalent devices in $\mathrm{P}, \mathrm{N}$, and P order instead. In fact, it is sometimes useful to have both types of devices available.

Let us see what happens when bias voltages are applied to such device. Let us assume the use of a silicon BJT.

Consider first that a forward bias is applied to the base-emitter junction and a reverse bias is applied to the base-collector junction. These are the normal operating conditions of a bipolar junction transistor. These conditions imply that $\mathrm{V}_{\mathrm{BE}} \approx 0.7 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{BC}}<0.7 \mathrm{~V}$. If we take the emitter as a reference, these conditions can be re-written as $\mathrm{V}_{\mathrm{BE}} \approx 0.7$ volt and $\mathrm{V}_{\mathrm{CE}}=\mathrm{V}_{\mathrm{CB}}+\mathrm{V}_{\mathrm{BE}}=\mathrm{V}_{\mathrm{BE}}-$ $V_{B C}>0 \mathrm{~V}$.

Since we already know how a PN junction operates, we would expect to have electrons move from emitter to base and leave the device through the base at that point. With the collector junction reverse biased, we would expect no current to flow through that junction.

But something happens inside the base region. The forward bias on the base-emitter junction does indeed attract electrons from the emitter into the base. As the base is very thin, electrons entering the base find themselves close to the depletion region formed by the reverse bias of the base-collector junction.

While the reverse-bias voltage acts as a barrier to holes in the base, it actively propels electrons across it. Thus, any electrons entering the junction area are swept across the depletion area into the collector and give rise to a collector current.


Careful design ensures that the majority of the electrons entering the base are swept across the base-collector junction into the collector.

Thus the flow of electrons from emitter to collector is many times greater than the flow from emitter to the base. In fact, the collector current $I_{C}$ is proportional to the base current $I_{B}$ :

$$
\mathrm{I}_{\mathrm{C}}=\beta_{\mathrm{F}} \mathrm{I}_{\mathrm{B}},
$$

where $\beta_{F}$ is a constant that can take its value in the range from approximately 50 to 300 for typical bipolar technologies.

This current amplification phenomenon is known as the transistor effect.


As previously mentioned, it is also possible to build a transistor with the region types reversed (PNP structure). In this case, holes will be drawn from the emitter into the base region by the forward bias, and will then be pulled into the collector region by the higher negative bias. Otherwise, this device works the same way and has the same general properties as the one described above. To distinguish between the two types of transistors, we refer to them by the order in which the different regions appear. Thus, this is a PNP transistor while the device described above is an NPN transistor.

However, PNP transistors often have lower $\beta_{\mathrm{F}}$ values and are slower (i.e., operate at lower frequencies) than their NPN counterparts.

## - Common-Emitter Configuration of a BJT

The BJT is viewed as a semiconductor device with an input and an output. Usually, the input parameters are the current $I_{B}$ and the voltage $\mathrm{V}_{\mathrm{BE}}$, whereas the output parameters are the current $\mathrm{I}_{\mathrm{C}}$ and the voltage $\mathrm{V}_{\mathrm{CE}}$. This particular arrangement is referred to as common-emitter configuration because the emitter terminal is common to both input and output.

Note that common-collector and common-base configurations are also sometimes considered.


## - The Four Different Modes of Operation of a Transistor

In 1954, Jewell Ebers and John Moll introduced their (static) model of a BJT. The Ebers-Moll model is depicted below.

$$
\begin{aligned}
& I_{F}=I_{S}\left(\exp \left\{\frac{V_{B E}}{\mathrm{~V}_{T}}\right\}-1\right) \\
& I_{R}=I_{S}\left(\exp \left\{\frac{\mathrm{~V}_{B C}}{\mathrm{~V}_{T}}\right\}-1\right)
\end{aligned}
$$



In this model, $\alpha_{F}$ is the forward common-base current gain (typically ranging from 0.98 to 0.998 for most BJT technologies, i.e. $\alpha_{F}$ slightly smaller than the unit), and $\alpha_{R}$ is the reverse common-base current gain (typically, $\alpha_{R} \approx 0.5$ ).

We can write the general equations for the Ebers-Moll model:

Base current:

$$
I_{B}=I_{F}+I_{R}-\alpha_{F} I_{F}-\alpha_{R} I_{R}=\left(1-\alpha_{F}\right) I_{F}+\left(1-\alpha_{R}\right) I_{R}
$$

Collector current: $\quad I_{C}=\alpha_{F} I_{F}-I_{R}$
Emitter current: $\quad I_{E}=I_{F}-\alpha_{R} I_{R}=I_{B}+I_{C}$

The physical phenomena behind the Ebers-Moll model are rather simple to understand:

1. Both diodes represent the base-emitter and base-collector PN junctions.
2. The parameter $\alpha_{F}$ represents the proportion of electrons coming from the emitter that are able to reach the collector. The fact that $\alpha_{F}$ is very close to the unit implies that the majority of electrons coming from the emitter do reach the collector, while the remaining electrons leave the device through the base.
3. The parameter $\alpha_{R}$ represents the proportion of electrons coming from the collector that are able to reach the emitter. The fact that the value of $\alpha_{R}$ is (typically) approximately equal to 0.5 means that roughly half of the electrons coming from the collector end up leaving the transistor through the emitter.

The difference in values between $\alpha_{F}$ and $\alpha_{R}$ is due to the inherent non-symmetrical physical structure of a BJT.

Arrows showing the flows of electrons


A BJT has four modes of operation.

- First mode of operation: The transistor is in the cut-off mode when $\mathrm{V}_{\mathrm{BE}}<0.7 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{BC}}<0.7 \mathrm{~V}$. In such case, we have $I_{F}=I_{R}=0$, which leads to $I_{B}=I_{C}=I_{E}=0$.

Two depletion regions


- Second mode of operation: The transistor is in the forward active mode when $\mathrm{V}_{\mathrm{BE}} \approx 0.7 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{BC}}<0.7 \mathrm{~V}$ (thus implying $\mathrm{V}_{\mathrm{CE}}>0$ ).


Arrows showing the flows of electrons


In the forward active mode, we have $I_{R}=0$, which yields $I_{B}=\left(1-\alpha_{F}\right) I_{F}, I_{C}=\alpha_{F} I_{F}$, and $I_{E}=I_{F}$. By combining those three expressions, we obtain $I_{C}=\alpha_{F} I_{F}=\frac{\alpha_{F}}{1-\alpha_{F}} I_{B}=\beta_{F} I_{B}$.

The parameter $\beta_{F}$ is known as the forward current gain. If we take $0.98<\alpha_{F}<0.998$, we have 49 $<\beta_{F}<499$. Hereafter, we will adopt the value $\beta_{F}=100$.


We can also notice that the emitter current is given by $I_{E}=I_{F} \approx I_{S} \exp \left(\frac{V_{B E}}{V_{T}}\right)=I_{C}+I_{B}=\left(\beta_{F}+1\right) I_{B}$. This result indicates that the base current varies exponentially with the voltage $\mathrm{V}_{\mathrm{BE}}$ :

$$
I_{B}=\frac{I_{E}}{\beta_{F}+1} \approx \frac{I_{S}}{\beta_{F}+1} \exp \left(\frac{V_{B E}}{V_{T}}\right)=I_{S}^{\prime} \exp \left(\frac{V_{B E}}{V_{T}}\right) .
$$

This equation linking $I_{B}$ and $V_{B E}$ provides us with the input characteristic of a BJT in the forward active mode. In fact, the equation corresponds to that of a diode as if the current $\mathrm{I}_{\mathrm{B}}$ was the current flowing through the base-emitter junction.


The forward active mode is the mode used for designing amplifiers in analogue electronics.

- Third mode of operation: The transistor is in the reverse active mode when $\mathrm{V}_{\mathrm{BE}}<0.7 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{BC}}$ $\approx 0.7 \mathrm{~V}$ (thus implying $\mathrm{V}_{\mathrm{CE}}=\mathrm{V}_{\mathrm{CB}}+\mathrm{V}_{\mathrm{BE}}=\mathrm{V}_{\mathrm{BE}}-\mathrm{V}_{\mathrm{BC}}<0$ ).


Arrows showing the flows of electrons


In the reverse active mode, we have $I_{F}=0$, which yields $I_{B}=\left(1-\alpha_{R}\right) I_{R}, I_{C}=-I_{R}$, and $I_{E}=-\alpha_{R} I_{R}=I_{B}+I_{C}$. By combining these three expressions, we obtain $I_{C}=-I_{R}=-\frac{I_{B}}{1-\alpha_{R}}$ and $I_{E}=-\alpha_{R} I_{R}=-\frac{\alpha_{R}}{1-\alpha_{R}} I_{B}=-\beta_{R} I_{B}$.

The parameter $\beta_{R}$ is known as the reverse current gain. If we take $\alpha_{R} \approx 0.5$, we have $\beta_{R} \approx 1$.

Since $\beta_{R} \ll \beta_{F}$, it is clear that the transistor effect obtained in the reverse active mode is much weaker that that achieved in the forward active mode. This is why the reverse active mode is of no particular interest in practice.

In EEE1002/EEE1010, we will never have to consider the reverse mode of operation in any of our circuits because the collector will always be on the side of the highest voltage whereas the emitter will be on the side of the lowest voltage, thus implying that we will always have $\mathrm{V}_{\mathrm{CE}} \geq 0$ volt (which contradicts the condition required for the reverse mode of operation).

Highest voltage


- Fourth mode of operation: The transistor is in the saturation mode of operation when $\mathrm{V}_{\mathrm{BE}} \approx 0.7 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{BC}} \approx 0.7 \mathrm{~V}$ (thus implying $\mathrm{V}_{\mathrm{CE}} \approx 0$ ).

In the saturation mode, the expressions for the base, collector, and emitter currents are complicated and, in fact, not very interesting. The most important thing to remember is that $\mathrm{V}_{\text {CE }} \approx$ 0 volt in this mode of operation.


Arrows showing the flows of electrons


We now know enough to be able to understand the way the collector current $\mathrm{I}_{\mathrm{C}}$ varies with the voltage $\mathrm{V}_{\text {CE }}$ when the BJT is either in the saturation mode or in the forward active mode, i.e. when $\mathrm{V}_{\mathrm{BE}} \approx 0.7$ volt.

When $\mathrm{V}_{\mathrm{CE}}$ is close to zero, the BJT is in the saturation mode. In this case, we could show that a small increase in $\mathrm{V}_{\text {CE }}$ above 0 volt results in a very large increase in the collector current. This was not demonstrated earlier as it is of little interest to us.

In practice, the saturation mode corresponds to any value of the voltage $\mathrm{V}_{\mathrm{CE}}$ ranging from 0 to roughly 0.2 volts.

This value of 0.2 volt can be explained as follows: Strictly speaking, the condition for the saturation mode is that a current does flow through the base-collector junction (i.e., $\mathrm{I}_{\mathrm{R}} \neq 0$ ). In a practical PN junction, a forward bias ranging from approximately 0.5 to 0.7 volt is often sufficient for the existence of a non-negligible current (see figure below).

In other words, the condition $\mathrm{V}_{B C}>0.5 \mathrm{~V}$ can be considered sufficient for the BJT to be in the saturation mode. It is thus reasonable to say that, for $\mathrm{V}_{\mathrm{CE}}=\mathrm{V}_{\mathrm{BE}}-\mathrm{V}_{\mathrm{BC}}<0.2 \mathrm{~V}$, the BJT is actually in the saturation mode.


Once $V_{C E}$ is increased beyond $V_{C E} \approx 0.2$ volt, i.e. $V_{B C}<0.5$ volt, the current $I_{R}$ is completely negligible, and the BJT is clearly in the forward active mode.

It may not always be easy to determine the exact value of the voltage $\mathrm{V}_{\mathrm{CE}}$ in the saturation mode when performing the manual analysis of a circuit. However, we can make our life easier by simply assuming that, in the saturation mode, the voltage $\mathrm{V}_{\mathrm{CE}}$ is a constant slightly greater than zero and called $\mathrm{V}_{\mathrm{CE}, \text { sat }}$.

Throughout these lecture notes, we will use the value $\mathrm{V}_{\mathrm{CE}, \text { sat }} \approx 0.2$ volt whenever the BJT is in the saturation mode of operation. This simplification does not result in any significant error as the actual value of $\mathrm{V}_{\mathrm{CE}}$ always lies somewhere between 0 volt and $\mathrm{V}_{\mathrm{CE}, \text { sat }} \approx 0.2$ volt.

We finally obtain the output characteristic of a BJT which shows the variation of the collector current $\mathrm{I}_{\mathrm{C}}$ (output current) as a function of the voltage $\mathrm{V}_{\mathrm{CE}}$ (output voltage).


Output characteristic of a BJT


## Tutorial 2 - Bipolar Junction Transistors

Throughout this Tutorial, we use silicon BJTs with $\beta_{\mathrm{F}}=100$ and $\mathrm{V}_{\mathrm{CE}, \text { sat }} \approx 0.2$ volt.



## Question 1: The BJT as a Logic Inverter

Consider the circuit depicted below.


Find the DC transfer characteristic for this circuit. In other words, for each value of the input voltage $\mathrm{V}_{\text {in }}$ ranging from 0 to $\mathrm{V}_{\mathrm{cc}}$, determine the corresponding output voltage $\mathrm{V}_{\text {out }}$.

## Question 2: Design of a Linear Common-Emitter Amplifier

Modify the circuit studied in Question 1 in order to design a linear common-emitter amplifier with a voltage gain $A_{V}=-5$, using a power supply $V_{C C}=10 \mathrm{~V}$.

The amplifier will be biased for maximum symmetrical voltage swing at both its input and output, and will therefore be suitable for applications where the input voltage $\mathrm{V}_{\text {in }}(\mathrm{t})$ to be amplified has symmetrical positive and negative excursions.

In other words, the DC operating point will be positioned midway between $\mathrm{V}_{C E, \text { sat }}$ and $\mathrm{V}_{\mathrm{CC}}$. This is ideal since it allows the output voltage $\mathrm{V}_{\text {out }}(\mathrm{t})=\mathrm{A}_{\mathrm{v}} \cdot \mathrm{V}_{\text {in }}(\mathrm{t})$ to swing by nearly $\mathrm{V}_{\mathrm{CC}} / 2=5$ volts in either direction without any distortion.

## 4. Linear Amplifiers

An analogue circuit that acts as an amplifier reproduces changes in its input signal as proportionately larger changes in its output signal. The term signal is used to denote the information-carrying fluctuations of a given voltage or current.

The amplification function performed by the circuit can be either linear or non-linear. If the amplification is linear, the output signal will be an amplified replica of the input signal (thus implying that no distortion will be introduced during the amplification process). If the amplification is non-linear, the output signal will be correlated to the input signal, but not an exact replica of it.

In EEE1002/EEE1010, we are only concerned with linear amplifiers for which the output signal is proportional to the input signal. Linear amplifiers are used to amplify an analogue input signal which can be either a voltage (voltage amplifier) or a current (current amplifier) or a power (power amplifier). Usually, both voltage and current amplifiers also increase the power of the signal and can thus be considered as power amplifiers.

Amplifiers are active circuits (unlike resistors, capacitors and diodes) since the output signal magnitude is greater than the input signal magnitude. Such a result can be obtained only when using active components such as transistors. The amplifier requires some form of power supply to enable it to boost the input signal.


The amplification produced by the circuit is described by its gains:
(1) Voltage gain: $A_{V}=\frac{V_{\text {out }}(t)}{V_{\text {in }}(t)}$,
(2) Current gain: $A_{i}=\frac{I_{\text {out }}(t)}{I_{\text {in }}(t)}$,
(3) Power gain: $A_{p}=\frac{P_{\text {out }}(t)}{P_{\text {in }}(t)}=\frac{V_{\text {out }}(t) I_{\text {out }}(t)}{V_{\text {in }}(t) l_{\text {in }}(t)}=A_{v} A_{i}$.

## - Equivalent Model of an Amplifier

In order for the amplifier to perform some useful function, something (the source) must be connected to the input to provide an input signal and something (the load) must be connected to the output to make use of the output signal.

An ideal amplifier would always give an output signal that is determined only by the input signal and gain, irrespective of what is connected to the output. Also, an ideal amplifier would not affect the signal produced by the source. In fact, real amplifiers do not fulfil these requirements. This is why it is necessary to introduce the concepts of input and output resistances of an amplifier. We will see that the values of these resistances can strongly affect the overall gain when several circuits/amplifiers are connected to each other.

To model the characteristics of the amplifier input, we need to describe the way in which it appears to circuits that are connected to it. In other words, we need to model how it appears when it represents the load of another circuit. In most cases, the input circuitry of an amplifier can be modelled adequately by a single fixed resistance $\mathrm{R}_{\text {in }}$ which is termed input resistance.

To model the characteristics of the amplifier output, we need to describe the way in which it appears to circuits that are connected to it. In other words, we need to model how it appears when it represents a source to another circuit. In order to do so, we can use both Thévenin and Norton's theorems: Any circuit, no matter how complicated it is, can be seen as a voltage/current source in series/parallel with a resistance $\mathrm{R}_{\text {out }}$ which is termed output resistance.

## - Voltage Amplifiers

Any voltage amplifier, no matter how complicated it is, can be replaced inside a larger circuit by the following black box defined by its three parameters $A_{v}, R_{\text {in }}$, and $R_{\text {out }}$.
$A_{v}$ is the voltage gain measured between the two output terminals when the load of the amplifier is an open circuit $\left(l_{\text {out }}(t)=0\right)$. This is, in other words, the voltage gain of the amplifier in isolation. $A_{v}$ is often referred to as unloaded voltage gain because it is the ratio of the output voltage to the input voltage in the absence of any loading effects.


The input resistance $R_{\text {in }}$ can be computed as $R_{\text {in }}=\frac{V_{\text {in }}(t)}{l_{\text {in }}(t)}$.

The output resistance $R_{\text {out }}$ can be computed as $\left.R_{\text {out }}=\frac{V_{\text {test }}}{I_{\text {test }}} \right\rvert\, V_{\text {in }}(t)=0$.


As an illustration, consider the circuit depicted below. The input of the amplifier is connected to a voltage source $V_{s}(t)$ with an output resistance $R_{s}$. The load resistance $R_{L}$, that represents the input resistance of the loading circuit, is connected to the output of the amplifier.


We can show that the voltage gain of the whole circuit is given by

$$
\tilde{A}_{V}=\frac{V_{\text {out }}(t)}{V_{s}(t)}=A_{V} \frac{R_{\text {in }}}{R_{\text {in }}+R_{S}} \frac{R_{L}}{R_{L}+R_{\text {out }}} .
$$

This expression clearly shows that, to maximise the overall gain $\tilde{A}_{V}$, one must ensure that $R_{\text {in }}$ is as large as possible and $R_{\text {out }}$ is as small as possible. In order to obtain $\tilde{A}_{V}=A_{V}$ (as one might have expected at first glance), we would need to have $\mathrm{R}_{\text {in }}=+\infty$ and $\mathrm{R}_{\text {out }}=0$. These are the characteristics of an ideal voltage amplifier.

A "good" voltage amplifier has a large input resistance, a low output resistance, and of course a large unloaded voltage gain.

This example shows that, when an amplifier is connected to a source and a load, the resulting output voltage may be considerably less than one might have expected given the source voltage and the voltage gain of the amplifier in isolation.

The actual input voltage $\mathrm{V}_{\text {in }}(\mathrm{t})$ to the amplifier is less than the source voltage $\mathrm{V}_{\mathrm{s}}(\mathrm{t})$ due to the effects of the voltage divider formed by $R_{s}$ and $R_{\text {in }}$. Similarly, the output voltage of the circuit is affected by the load resistance $R_{L}$ due to the effects of the voltage divider formed by $R_{L}$ and $R_{\text {out }}$.

The lower the load resistance applied across the output of a circuit, the more heavily it is loaded as more current is drawn from it.

## 5. Design of Linear Amplifiers using BJTs

Linear amplifiers are analogue circuits. Proper operation of any analogue circuit requires that DC components (voltages or currents) are added to the voltages and currents inside this circuit. The DC components exist independently of any signal fluctuations and do not constitute signal information passing through the circuit.

The term signal is thus used to denote only the information-carrying fluctuations of a given voltage or current. Any fixed DC levels upon which such signals are superimposed are called bias components. The design and analysis of an analogue circuit generally requires that the total value of a voltage or current (signal + bias) be considered, even though only the signal component may be of interest.

Biasing is most often used in circuits that contain non-linear devices like diodes and transistors. When properly implemented, biasing causes these non-linear elements to behave as linear elements, thus greatly enhancing their usefulness.

Although the various characteristics of most semi-conductor devices are non-linear, many exhibit linear behaviour over certain regions of operation. For instance, the transfer characteristic of a BJT can be described by the linear equation $I_{C}=\beta_{F} I_{B}$ in the forward active of operation.

The technique of biasing is employed by the circuit designer to confine a device's operating point to a region where its behaviour is linear (or at least approximately linear) while avoiding the gross non-linearities in the device's characteristics.

Throughout this Chapter, we consider the example of a common-emitter amplifier in order to show how to design and study linear amplifiers using bipolar junction transistors (BJTs).

## - Study of a Common-Emitter Amplifier

Consider the common-emitter amplifier below. As its name implies, this circuit can be used to amplify an input signal $v_{\text {in }}(t)$ that is represented by the (small) variation of an input voltage with time. For the time being, we assume that the mean of $v_{\text {in }}(t)$ is zero, i.e. $v_{i n}(t)$ is an $A C$ signal.


Note that we use two capacitors $\mathrm{C}_{\text {in }}$ and $\mathrm{C}_{\text {out }}$, called coupling capacitors, in this circuit.

Apart from the AC signal $v_{i n}(t)$ to be amplified, the common-emitter amplifier has another input: the supply voltage $\mathrm{V}_{\mathrm{Cc}}$. It is the DC (constant) voltage source that provides the amplifier with the power necessary to boost the input voltage. It also allows the BJT to operate in the forward active mode of operation.

Since there are two inputs, we can use the principle of superposition to determine the expressions of the various currents and voltages in the circuit.


According to the principle of superposition, any signal $X(t)$ in the circuit is therefore the sum of a DC component $X_{0}($ mean of $X(t))$ and an $A C$ component $x(t)$, i.e. $X(t)=X_{0}+x(t)$.

The quantity $X_{0}$ is determined by the DC analysis of the circuit, whereas the expression of $x(t)$ is determined by the AC analysis of the circuit. For instance, we can write:

- $I_{b}(t)=I_{B 0}+i_{b}(t)$ and $I_{c}(t)=I_{C 0}+i_{c}(t)$;
- $\mathrm{V}_{\text {be }}(\mathrm{t})=\mathrm{V}_{\text {BE } 0}+\mathrm{V}_{\text {be }}(\mathrm{t})$ and $\mathrm{V}_{\text {ce }}(\mathrm{t})=\mathrm{V}_{\text {CE0 }}+\mathrm{V}_{\text {ce }}(\mathrm{t})$;
- $\mathrm{V}_{\text {out }}(\mathrm{t})=\mathrm{V}_{\text {OUT, } 0}+\mathrm{V}_{\text {out }}(\mathrm{t})$.



## - DC analysis of our Common-Emitter Amplifier

We are now going to perform the DC analysis of our common-emitter amplifier. The main purpose of the DC analysis is to determine whether or not the BJT is properly biased.

Bipolar transistors have four different modes of operation. A BJT must be and always remain in the forward active mode when used to design an amplifier, whatever the value of the input signal to be amplified. Biasing an amplifier circuit consists of connecting the BJT so that it operates in the forward active mode.


The base-emitter junction is on. We have $\mathrm{V}_{\text {BEO }} \approx 0.7 \mathrm{~V}$. Therefore, the base current is given by $\mathrm{I}_{\mathrm{B} 0} \approx \frac{\mathrm{~V}_{\mathrm{CC}}-0.7}{\mathrm{R}_{\mathrm{B}}} \approx 10.2 \mu \mathrm{~A}$.

Assume now that the BJT is in the forward active mode (we actually do not know it for the time being, we will check later whether we were right or not). We also assume that the forward current gain of the BJT is given by $\beta_{F}=100$.

We can thus write $\mathrm{I}_{\mathrm{C} 0}=\beta_{\mathrm{F}} \mathrm{I}_{\mathrm{B} 0} \approx 1.02 \mathrm{~mA}$. Then, we can compute the value of the voltage $\mathrm{V}_{\mathrm{CEO}}$ as $\mathrm{V}_{\mathrm{CE} 0}=\mathrm{V}_{\mathrm{CC}}-\mathrm{R}_{\mathrm{C}} \mathrm{I}_{\mathrm{C} 0} \approx 5.2 \mathrm{~V}$.

Since $\mathrm{V}_{\mathrm{CEO}}>\mathrm{V}_{\mathrm{CE}, \text { sat }}$, we conclude that our assumption was right and the BJT is indeed in the forward active mode.



## - Role Played by the Coupling Capacitors in DC Operation

The presence of both capacitances $\mathrm{C}_{\text {in }}$ and $\mathrm{C}_{\text {out }}$ protects the biasing circuit from any external influence. In other words, any change in the external environment of the amplifier circuit does not have any effect on the DC operating points. This is simply due to the fact that no DC current can flow through a capacitance.

To clarify this point, let us assume that our common-emitter amplifier circuit is connected to a source circuit and a load circuit, as shown below. Note that this will always be the case in practice.


It clearly appears that, thanks to the presence of both coupling capacitors, the DC currents $\mathrm{I}_{\mathrm{B} 0}$ and $\mathrm{I}_{\mathrm{C} 0}$ as well as the DC voltages $\mathrm{V}_{\mathrm{BE} 0}$ and $\mathrm{V}_{\text {CE0 }}$ are independent of the parameters of the source and
load circuits. This means that the DC operating points of our amplifier are not affected by those parameters.

If no coupling capacitors were used, the DC currents $\mathrm{I}_{\mathrm{B} 0}$ and $\mathrm{I}_{\mathrm{C} 0}$ as well as the DC voltages $\mathrm{V}_{\mathrm{BE}}$ and $\mathrm{V}_{\text {CE0 }}$ would depend on the parameters of the source and load circuits, which is unacceptable in most cases.

Unfortunately, there is a price to pay for the use of coupling capacitors. The presence of both coupling capacitances $\mathrm{C}_{\text {in }}$ and $\mathrm{C}_{\text {out }}$ puts a lower limit on the frequency of the signals that can be amplified. This implies, in particular, that DC signals, which are zero-frequency signals, cannot be amplified.

If there was a DC component in the input signal, it would be filtered out by $\mathrm{C}_{\text {in }}$ and ignored by the amplifier circuit as a result of this.


## - AC analysis of our Common-Emitter Amplifier

Our bipolar transistor is properly biased and can therefore be used to amplify an input voltage $v_{\text {in }}(t)$. We assume that $v_{\text {in }}(t)$ is an AC signal with small amplitude variations. As we have just seen, if the input signal also contained a DC component, the latter would be filtered out by the coupling capacitance $\mathrm{C}_{\text {in }}$ and would therefore be ignored by the amplifier circuit.

Any fluctuations of the $A C$ signal $v_{\text {in }}(t)$ will induce corresponding $A C$ variations of the various voltages and currents inside the circuit around their DC values, as illustrated by the three examples shown below.




The magnitude of $\mathrm{v}_{\text {in }}(\mathrm{t})$ must be sufficiently small so that the variation of $\mathrm{V}_{\mathrm{ce}}(\mathrm{t})$ around $\mathrm{V}_{\mathrm{CEO}}$ allows the transistor to remain in the forward active mode of operation.

For the AC analysis of our common-emitter amplifier, we need to study the circuit depicted below.


It is possible to further simplify the circuit by getting rid of the coupling capacitances $\mathrm{C}_{\text {in }}$ and $\mathrm{C}_{\text {out }}$. To do so, we can assume that each coupling capacitance has a sufficiently high value to be considered as a short circuit (perfect wire) at the frequency of the input signal.

In other words, we can assume that both $A C$ input and output signals $v_{\text {in }}(t)$ and $v_{\text {out }}(t)$ are passed through the capacitances without being affected at all.


Impedance of a capacitance C at a given frequency $\omega$ : $Z=1 / j C \omega$

If $\mathrm{C} \omega$ is "large
enough", Z $\approx 0$

We need to perform the AC analysis of this circuit:


The voltage gain of our common-emitter amplifier is defined as $A_{v}=\frac{v_{\text {out }}(t)}{v_{\text {in }}(t)}$.

## - Small-Signal Model of a BJT

In order to perform the AC analysis of the amplifier, we need to replace the BJT with an equivalent model valid for a small-amplitude input signal ("small signal"). Obviously, this model is derived assuming that the BJT is in the forward active mode of operation.


The bipolar transistor is now seen as a "black box" with two inputs and two outputs.


We can easily show that the (generic) small-signal model of a BJT is given below:


The presence of a resistance $h_{11}$ implies that the relation between $v_{b e}$ and $i_{b}$ is linear, which is not the case (the base current is in fact an exponential function of the base-emitter voltage). However, remember that the quantities $\mathrm{v}_{\mathrm{be}}, \mathrm{v}_{\mathrm{ce}}, \mathrm{i}_{\mathrm{b}}$, and $\mathrm{i}_{\mathrm{c}}$ represent AC signals, i.e. fluctuations of the corresponding voltages and currents around the DC operating points. The assumption that these fluctuations are "small" allows us to approximate the expressions linking those quantities using linear functions. After all, any mathematical function can be replaced by a straight line over a sufficiently small interval.

The expression of the resistance $h_{11}$ is thus obtained as follows:

$$
h_{11}=\frac{v_{\mathrm{be}}}{\mathrm{i}_{\mathrm{b}}}=\left.\frac{d \mathrm{~V}_{\mathrm{BE}}}{\mathrm{dl}_{\mathrm{B}}}\right|_{\mathrm{V}_{\mathrm{BEO}}, \mathrm{l}_{\mathrm{BO}} .} .
$$

The equation of the base-emitter junction characteristic is given by $I_{B} \approx I_{S} \cdot \exp \left\{\frac{V_{B E}}{V_{T}}\right\}$ (remember the input characteristic of a BJT).

This expression is equivalent to $\mathrm{V}_{\mathrm{BE}} \approx \mathrm{V}_{\mathrm{T}} \cdot \ln \left(\frac{\mathrm{I}_{\mathrm{B}}}{\mathrm{I}_{\mathrm{S}}}\right)$.


Therefore, we can write $h_{11}=\left.\left.\frac{\mathrm{dV}_{\mathrm{BE}}}{\mathrm{dl}_{\mathrm{B}}}\right|_{\mathrm{V}_{\mathrm{BE} 0}, \mathrm{I}_{\mathrm{B} 0}} \approx \frac{\mathrm{~V}_{\mathrm{T}}}{\mathrm{I}_{\mathrm{B}}}\right|_{\mathrm{V}_{\mathrm{BE} 0}, \mathrm{I}_{\mathrm{B} 0}}=\frac{\mathrm{V}_{\mathrm{T}}}{\mathrm{I}_{\mathrm{B} 0}}$.

At room temperature, the expression of the parameter $h_{11}$ is thus given by $h_{11} \approx \frac{25 \mathrm{mV}}{\mathrm{I}_{\mathrm{B} 0}}$.

As for the common-emitter amplifier considered throughout this chapter, we have $\mathrm{h}_{11} \approx 2.45 \mathrm{k} \Omega$ (at room temperature) since $I_{B 0} \approx 10.2 \mu \mathrm{~A}$.

## - Small-Signal AC Analysis of our Common-Emitter Amplifier

We can now replace the bipolar transistor with its small-signal model in order to determine the expressions of the voltage gain, input resistance, and output resistance of our common-emitter amplifier.

We recall the values of the circuit parameters: $R_{B}=910 \mathrm{k} \Omega, \mathrm{h}_{11} \approx 2.45 \mathrm{k} \Omega, \beta_{\mathrm{F}}=100, \mathrm{R}_{\mathrm{C}}=4.7 \mathrm{k} \Omega$.


## - Voltage Gain

We can show that $v_{\text {out }}(t)=-R_{C} \beta_{F} i_{b}$. Therefore, we obtain $v_{\text {out }}(t)=-R_{C} \beta_{F} \frac{v_{\text {in }}(t)}{h_{11}}$.

The small-signal voltage gain of our common-emitter amplifier is thus given by

$$
A_{v}=\frac{v_{\text {out }}(t)}{v_{\text {in }}(t)}=-\beta_{F} \frac{R_{C}}{h_{11}} \approx-192 .
$$

## - Input Resistance

The input resistance is given by $r_{\text {in }}=\frac{v_{\text {in }}(t)}{i_{\text {in }}(t)}=\frac{R_{B} h_{11}}{R_{B}+h_{11}} \approx h_{11}$ since $h_{11} \ll R_{B}$. Its value is thus $r_{\text {in }} \approx$ $2.45 \mathrm{k} \Omega$.


## - Output Resistance

The output resistance is given by $r_{\text {out }}=\left.\frac{V_{\text {test }}}{I_{\text {test }}}\right|_{v_{\text {in }}(t)=0}=R_{C}=4.7 \mathrm{k} \Omega$.


- What is the actual voltage gain when the amplifier is connected to other circuits?

In practice, the input of our common-emitter amplifier is connected to a voltage source $\mathrm{v}_{\mathrm{s}}(\mathrm{t})$ with an output resistance $r_{s}$, whereas its output is connected to a loading circuit that is represented by an input resistance $r_{\text {. }}$.


We can show that the small-signal voltage gain of the whole circuit is given by

$$
\tilde{A}_{v}=\frac{v_{\text {out }}(t)}{v_{s}(t)}=A_{v} \frac{r_{\text {in }}}{r_{\text {in }}+r_{s}} \frac{r_{1}}{r_{1}+r_{\text {out }}} .
$$

Note that, if $r_{\text {in }} \ll r_{s}$ and/or $r_{1} \ll r_{\text {out }}$, we have $\tilde{A}_{v} \ll A_{V}$. This result indicates that, in order to avoid a drastic reduction in voltage gain when the amplifier is connected to other circuits, one should maximise its input resistance $r_{\text {in }}$ and minimise its output resistance $r_{\text {out }}$.

## - Device Variability

The typical value of the forward current gain $\beta_{F}$ for a general-purpose bipolar transistor is in the range 50 to 300 . However, this current gain varies considerably with temperature, component aging, and operating conditions.

There is also a considerable spread of characteristics between devices of the same nominal type and even within the same batch. This leads to problems in the design of circuits using BJTs and greatly limits the usefulness of some amplifier circuits, such as the one we have just studied.

For instance, with our common-emitter amplifier, we have seen that the DC operating points and the small-signal voltage gain both depend on the value of $\beta_{F}$. The DC analysis of the amplifier was performed assuming $\beta_{F}=100$, but this value may not be the exact value of the actual forward current gain of the BJT.

With $\beta_{\mathrm{F}}=100$, we found that $\mathrm{I}_{\mathrm{C} 0}=\beta_{\mathrm{F}} \mathrm{I}_{\mathrm{BO}} \approx 1.02 \mathrm{~mA}$ and then $\mathrm{V}_{\mathrm{CE} 0}=\mathrm{V}_{\mathrm{CC}}-\mathrm{R}_{\mathrm{C}} \mathrm{I}_{\mathrm{C} 0} \approx 5.2 \mathrm{~V}$, which leads to a DC operating point which is positioned midway between $\mathrm{V}_{\mathrm{CE}, \text { sat }}$ and $\mathrm{V}_{\mathrm{CC}}$. This is ideal since it allows the $A C$ signal $\mathrm{v}_{\mathrm{ce}}(\mathrm{t})$ to swing by nearly $\mathrm{V}_{\mathrm{cc}} / 2=5$ volts in either direction.


If $\beta_{F}$ is actually equal to 150 instead of 100 , we can easily see that $\mathrm{I}_{\mathrm{C} 0}=\beta_{\mathrm{F}} \mathrm{I}_{\mathrm{B} 0} \approx 1.53 \mathrm{~mA}$ and then $\mathrm{V}_{\mathrm{CEO}}=\mathrm{V}_{\mathrm{CC}}-\mathrm{R}_{\mathrm{C}} \mathrm{I}_{\mathrm{C} 0} \approx 2.8 \mathrm{~V}$, permitting a maximum negative excursion of approximately 2.5 V before the device enters saturation.


The extreme case is reached with $\beta_{\mathrm{F}}=200$ instead of 100 . Here, the DC output voltage is only $\mathrm{V}_{\mathrm{CEO}}=\mathrm{V}_{\mathrm{CC}}-\mathrm{R}_{\mathrm{C}} \mathrm{I}_{\mathrm{C} 0} \approx 0.41 \mathrm{~V}$ which is at the edge of the saturation region, allowing no useful output swing in the negative direction.


For values of the forward current gain above 200, the BJT is driven hard into saturation and the circuit can no longer be used as an amplifier.

One apparent solution to this problem would be to measure the forward current gain of the transistor to be used and design the circuit appropriately. This is however not an attractive solution in a mass-production environment in which it would be impractical to design each circuit uniquely to match individual components. It would also cause severe problems when a device failed and needed to be replaced.

An alternative would be to select devices within a particular close range of parameters. This is possible but expensive, particularly if a very narrow spread is required.

The only practical solution to this problem is to design circuits that are not greatly affected by changes in the forward current gain of the transistors within them. There are techniques to do so, such as negative feedback for instance.

In Tutorials 3 and 4, we will study some amplifier circuits for which the biasing and/or the smallsignal voltage gain do not depend on the value of $\beta_{\mathrm{F}}$.

## Tutorial 3 - Amplifier Circuits using BJTs (1)

Throughout this Tutorial, we use silicon BJTs with $\beta_{F}=100$.

## Question 1: Common-Emitter Amplifier with Negative Feedback

Consider the amplifier circuit depicted below.


The main difference with the amplifier circuit described in class is that we have added an emitter resistor $R_{E}$. The presence of this resistor makes various parameters of the circuit, such as the DC operating points and the small-signal voltage gain, more stable, i.e. less dependent on the transistor characteristics.

To understand the role played by $R_{E}$, let us consider a simple example. Assume that the collector current $I_{c}(t)$ increases for any reason (e.g., because of an increase in $\beta_{F}$ ). In this case, the voltage across $R_{E}$, which is proportional to $I_{c}(t)$ since $I_{c}(t) \approx I_{e}(t)$, also increases. This results in a decrease in the base current $I_{b}(t)$ that tends to cancel the initial increase in $I_{c}(t)$ since $I_{c}(t)=\beta_{F} I_{b}(t)$.

This process, called negative feedback, does provide stability to the operation of the circuit.


Perform the DC and AC analysis of this amplifier.

Compare your results with those you would obtain without negative feedback, i.e. by using the same circuit with no emitter resistance $\left(R_{E}=0\right)$. Note that, if $R_{E}=0$, the amplifier considered here is a classical common-emitter amplifier similar to the one studied in the lecture notes.

## Question 2: Common-Emitter Amplifier with Negative Feedback and Decoupling Capacitor

Consider the circuit depicted below.


In Question 1, we have seen that the use of negative feedback has several advantages. These include the stabilisation of circuit parameters (e.g., DC operating points) which become less affected by changes in the transistor's characteristics. However, this is achieved at the expense of a considerable reduction in voltage gain.

This fall in gain is a direct result of the negative feedback incorporated in the circuit. In some applications, this reduction in gain is unacceptable and a decoupling capacitance is used to reduce the amount of AC negative feedback while maintaining DC feedback. This increases the small-signal gain of the circuit but does not affect the DC feedback, which provides stability to the bias conditions of the circuit.

The decoupling capacitance $C_{E}$ is placed in parallel with the emitter resistance $R_{E}$, providing a low-impedance path for AC signals from the emitter to ground, but having no effect on the steady bias voltages.

Perform the DC and AC analysis of the amplifier shown above. For the AC analysis, assume that the decoupling capacitance $\mathrm{C}_{\mathrm{E}}$ is equivalent to a short circuit.

## Question 3: Cascaded Amplifier

Consider the amplifier circuit depicted below.


This amplifier is obtained by cascading two common-emitter amplifiers strictly identical to that studied in Question 2. The load resistance is $R_{L}=10 \mathrm{k} \Omega$, whereas the source resistance is $R_{S}=1$ $\mathrm{k} \Omega$.

Compute the small-signal voltage gain $\mathrm{A}_{\mathrm{v}, \mathrm{C}}$ of this cascaded amplifier.

What would be the value of $A_{V, C}$ if the load resistance $R_{L}$ was equal to $10 \Omega$ instead of $10 \mathrm{k} \Omega$ ?

## Question 4: Our First Amplifier Revisited

Perform the DC and AC analysis of the common-emitter amplifier circuit designed in Question 2 of Tutorial 2.

Are the results you obtain coherent with the analysis performed in Question 2 of Tutorial 2?

## Question 5: Design of a Common-Emitter Amplifier with Negative Feedback

Design a common-emitter amplifier with negative feedback.

The specifications of this circuit are as follows:

- Power supply $\mathrm{V}_{\mathrm{CC}}=10$ volts;
- Voltage gain $A_{V} \approx-9$;
- The maximum output voltage swing must be as large as possible;
- The input resistance $r_{\text {in }}$ must not be too small;
- The output resistance $r_{\text {out }}$ must not be too large.


## Tutorial 4 - Amplifier Circuits using BJTs (2)

Throughout this Tutorial, we use silicon BJTs with $\beta_{F}=100$.

## Question 1: Common-Emitter Amplifier with Symmetrical Power Supplies

Consider the common-emitter amplifier circuit depicted below. Unlike the circuits we have studied so far, this amplifier uses two symmetrical power supplies $\mathrm{V}_{\mathrm{CC}}=10$ volts and $\mathrm{V}_{\mathrm{EE}}=-10$ volts. This arrangement provides several advantages such as a simplification of the biasing circuitry and a significant increase in the input resistance.


Perform the AC analysis of this amplifier. In particular, show that its input resistance is much larger than those of the amplifiers previously studied in Tutorial 3.

## Question 2: Common-Emitter Amplifier with an Output Stage

Consider the amplifier circuit depicted below.

This circuit is designed by cascading a common-emitter amplifier similar to that studied in Question 1 with an emitter follower (also called common-collector amplifier) acting as an output stage.


The collector of T2 is connected directly to the positive voltage supply. The input signal is applied between the base and ground, while the output signal is measured between the emitter and ground, which explains why such arrangement is called a common-collector amplifier.

Perform the AC analysis of this amplifier. In particular, show that its output resistance is much lower than that of a simple common-emitter amplifier (thanks to the use of a common-collector amplifier at the output stage).

## Question 3: Directly-Coupled (DC) Amplifier

The use of coupling and decoupling capacitors for designing amplifiers, although simple in principle, does have some disadvantages. First, each capacitor limits the low-frequency response of the amplifier (i.e., input signals with low frequencies cannot be amplified). Second, the presence of capacitors make the circuit more expensive and less suitable for the production of integrated circuits as capacitors require a large amount of area on a chip.

If care is taken with the design of the circuit, it is possible to avoid using capacitors between the stages of cascaded amplifiers by ensuring that the DC output voltage of one stage represents the correct biasing voltage for the next stage. This not only removes the need for coupling capacitors but also reduces the complexity of the biasing circuitry required.

A major advantage of this technique is that it removes the frequency limitations introduced by capacitive coupling, allowing the design of amplifiers that can be used at frequencies down to DC. These amplifiers are often referred to as directly coupled (DC) amplifiers.

Perform the DC and AC analysis of the directly coupled amplifier depicted below.


Provides DC level shifting. It allows $\mathrm{v}_{\text {out }}(t)$ to be biased around 0 volt, midway between $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{EE}}$, for maximal output voltage swing range.

This amplifier is obtained by cascading the common-emitter amplifier considered in Question 1 and the common-emitter amplifier with an output stage studied in Question 2. The load resistance is $R_{L}=10 \mathrm{k} \Omega$, whereas the source resistance is $R_{S}=1 \mathrm{k} \Omega$.

What would be the value of the small-signal voltage gain if $R_{L}$ was equal to $10 \Omega$ instead of 10 $\mathrm{k} \Omega$ ?

## 6. The Field-Effect Transistor (FET)

## - A Historical Perspective

The basic principle behind the field-effect transistor (FET) was proposed in a patent by AustrianHungarian physicist Julius E Lilienfeld as early as 1925 and, independently, by German electrical engineer Oskar Heil in England in 1935. Insufficient knowledge of the materials and gate stability problems, however, delayed the practical usability of the device for a long time.

In 1947, John Bardeen and Walter Brattain, working at the Bell Labs (USA), succeeded in creating a point-contact transistor that achieved amplification. They indeed observed that when two gold point contacts were applied to a crystal of germanium, a signal was produced with the output power greater than the input. William Shockley, who was then leading the Solid State Physics Group at Bell Labs, understood the potential of such discovery and, over the next few months, worked to expand the knowledge of semiconductors. When Bell Labs attempted to patent their invention called "junction transistor", they found Lilienfeld already holding a patent which was worded in a way that would include all types of transistors. In any case, Bell Labs was able to work out an agreement with Lilienfeld. It was at that time that the Bell Labs version was given the name bipolar junction transistor, or simply junction transistor, and Lilienfeld's design took the name field-effect transistor.

It is worth mentioning that, in 1948, the point-contact transistor was independently invented by German physicists Herbert Mataré and Heinrich Welker while working at the Compagnie des Freins et Signaux (France).

The next breakthrough was the invention of the integrated circuit in 1958 by the American physicist Jack Kilby (working at Texas Instruments). He was awarded the Nobel Prize in Physics for his discovery in 2000. His integrated circuit contained only a transistor and other components on a slice of germanium. An integrated circuit is basically an electronic circuit manufactured by the patterned diffusion of trace elements into the surface of a thin substrate of semiconductor material. Additional materials are deposited and patterned to form interconnections between semiconductor devices.


Jack Kilby's original integrated circuit

The first integrated circuits were made using BJTs. For instance, the first commercial digital integrated circuits were manufactured using the TTL (transistor-transistor logic) family, introduced in 1962, which offered a relatively high integration density at that time. The TTL logic family was so successful that it composed the largest fraction of the digital semiconductor market until the 1980s.


3-input ECL (emitter-coupled logic) logic gate, Motorola, 1966

During the 1950s and 1960s, several types of FETs were introduced. Among the most prominent ones were the junction FET (junction FET, proposed by William Schokley in 1952 and built by G Dacey and Ian Ross in 1953), the metal-semiconductor FET (MESFET, Carver Mead, 1966), and the metal-oxide-semiconductor FET (MOSFET, Dawon Kahng and Martin Atalla, 1960). Today,
the MOSFET is by far the most widely used type of transistor in integrated circuits. One can even reasonably say that it has been the undisputed king of semiconductors since the early 1990s. This is why we are going to focus throughout this chapter on the study of this particular transistor.

The first MOSFET was built by Dawon Kahng and Martin Atalla at Bell Labs in 1960. Operationally and structurally different from the BJT, the MOSFET was a particular type of metal-insulator-semiconductor FET using crystalline silicon ( Si ) for the semiconductor and a layer of silicon dioxide $\left(\mathrm{SiO}_{2}\right)$ for the insulator. What made the silicon MOSFET structure so special is that it did not generate localized electron traps at the $\mathrm{Si}-\mathrm{SiO}_{2}$ interface, and was thus inherently free from the trapping and scattering of carriers that had impeded the performance of earlier fieldeffect transistors.

MOSFET digital circuits started to take off a bit later than their BJT counterparts. It is in fact during the early 1970s that digital circuits started being implemented using MOSFET transistors. For instance, the first commercially available microprocessor (the Intel 4004 introduced in 1971) was designed using about 2,300 P-channel MOSFETs ( $10-\mu \mathrm{m}$ manufacturing process). We can also mention the Motorola 68000 (1979) which was implemented using approximately $68,000 \mathrm{~N}$ channel MOSFETs ( $4-\mu \mathrm{m}$ process).

Towards the beginning of the 1980s, complementary MOSFET (CMOS) logic, which employs both N -channel and P-channel MOSFETs, finally became the technology of choice for designing complex digital integrated circuits such as microprocessors, due to its very high integration density. Today, the CMOS logic family represents more than $99 \%$ of the digital market. All other logic families, including TTL, have now become history.

As an illustration of what can be achieved today using MOSFETs, the Oracle SPARC T4 microprocessor introduced in 2011 employs 855 million MOSFETs (40-nm process) on a chip of $403 \mathrm{~mm}^{2}$ and has a clock frequency of 3 GHz . This is the CMOS technology, i.e. the MOSFET transistor, that has made the design of such extremely complex circuits possible.

The MOSFET's key advantages in digital circuits do not necessarily translate into supremacy in analogue circuits. The reason is that analogue and digital circuits draw upon different features of transistor behaviour. Digital circuits switch, spending most of their time outside the amplification
region. On the other hand, the performance of analogue circuits depend on transistor behaviour in the amplification region (remember the BJT logic inverter studied in Tutorial 2).


The Intel 4004 microprocessor (1971)

The BJT has traditionally been the analogue designer's transistor of choice for several reasons such as its high transconductance for a given current, high intrinsic gain, and high speed. However, at the present time, analogue integrated circuits are designed and fabricated in bipolar technology, in MOSFET technology, and in technologies that combine both types of devices in one manufacturing process (BiCMOS).

The necessity of combining complex digital functions with analogue functions on the same integrated circuit has resulted in an increased use of digital MOS technologies for analogue functions, particularly those functions such as digital-analogue conversion required for interfaces between analogue signals and digital systems. However, despite the strong economic incentive to use MOSFETs for both digital and analogue circuitry, bipolar technology will continue to be used in a wide range of applications requiring high-current drive capability and the highest levels of analogue performance.


Cross-sections of MOS integrated circuits

## - The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET)

A traditional metal-oxide-semiconductor (MOS) structure is obtained by growing a layer of silicon dioxide $\left(\mathrm{SiO}_{2}\right)$ above a silicon substrate and depositing a layer of metal or polycrystalline silicon (poly) on top of it. As silicon dioxide is a dielectric material (insulator), the MOS structure is thus equivalent to a capacitor, with one of the electrodes replaced by a semiconductor.


In the 3D view and the cross-section of an N-channel MOSFET (hereafter referred to as NMOS transistor) shown above, the parameters L and W denote the length and the width of the transistor, respectively. The thickness of the layer of $\mathrm{SiO}_{2}$ is denoted as $\mathrm{t}_{\mathrm{ox}}$.

In this chapter, we are going to focus on the structure of an NMOS transistor, knowing that all explanations are also valid for a P-channel MOSFET (PMOS transistor).

To construct an NMOS transistor, we start from a lightly-doped P-type silicon substrate, called the body. In this P-type substrate, we implant two heavily-doped N -type regions, called the drain and the source. A thin layer of silicon dioxide $\left(\mathrm{SiO}_{2}\right)$, called the gate oxide, is used to cover the region that separates the drain and the source.

The gate oxide is itself covered by some metal or, traditionally, some conductive polycrystalline silicon (polysilicon, for short). The conductive material above the thin layer of $\mathrm{SiO}_{2}$ forms the gate of the transistor.

It is worth mentioning that, unlike the BJT, a MOSFET has a symmetrical physical structure in the sense that the drain and source terminals are identical. In an NMOS transistor, the drain is defined by convention as the terminal connected to the highest voltage, whereas the source is the terminal connected to the lowest voltage. In other words, the current always flows from drain to source in an NMOS transistor.

The MOSFET is a four-terminal device (gate, drain, source, and body). The symbol for the NMOS transistor is shown below.


The (DC) current $\mathrm{I}_{\mathrm{G}}$ flowing through the gate is equal to zero due to the presence of the insulating layer of $\mathrm{SiO}_{2}$. This is a very important (and attractive) feature of MOSFETs since it essentially means that the input resistance of a MOSFET is infinite. Thus, using MOSFETs will allow us to design electronic circuits with a very high input resistance. This is actually one of the key advantages of MOSFETs over BJTs. Note that the infinite input resistance is a feature shared by all types of FET (MOSFET, JFET, MESFET...).

The voltage applied to the gate terminal determines if and how much current flows between the drain and the source. The body represents the fourth terminal of the transistor. Its function is actually secondary because it only serves to modulate the device characteristics and parameters.

Throughout these lecture notes, we will simply assume that the body terminal is connected to the source, and therefore does not need to be shown. Note that, in practice, this is often (but not always) the case.


At the most superficial level, the transistor can be thought of as a switch. When the voltage applied to the gate is larger than a given value (the threshold voltage $\mathrm{V}_{\mathrm{TN}}$, not to be confused with the thermal voltage $\mathrm{V}_{\mathrm{T}}$ ), a conducting channel is formed between drain and source. In the presence of a voltage difference between the latter two ( $\mathrm{V}_{\mathrm{DS}}>0$ ), an electrical current $\mathrm{I}_{\mathrm{D}}$ can then flow between them.

The conductivity of the channel depends on the gate voltage: the larger the voltage between gate and source $\left(\mathrm{V}_{\mathrm{GS}}\right)$, the smaller the resistance of the conducting channel and the larger the current $\mathrm{I}_{\mathrm{D}}$. When the gate voltage is lower than the threshold voltage ( $\mathrm{V}_{\mathrm{GS}}<\mathrm{V}_{\mathrm{TN}}$ ), no such conducting channel exists, and the switch is considered open.


## - Common-Source Configuration of an NMOS Transistor

In most applications, the NMOS is viewed as a semiconductor device with an input and an output. Usually, the input parameter is the voltage $\mathrm{V}_{\mathrm{GS}}$, whereas the output parameters are the drain current $I_{D}$ and the voltage $V_{D S}$. This particular arrangement is referred to as common-source configuration because the source terminal is common to both input and output.


This is obviously very similar to the way we view a BJT in most electronic circuits. We therefore have the following analogies between BJT and MOSFET: source $\equiv$ emitter, drain $\equiv$ collector, gate $\equiv$ base, and collector current $\equiv$ drain current.

The main difference between both semiconductor devices is that the operation of the NMOS transistor is actually simpler than that of the bipolar transistor because, with an NMOS, we must only consider one input quantity ( $\mathrm{V}_{\mathrm{GS}}$ ) since the input (gate) current $\mathrm{I}_{\mathrm{G}}$ is always equal to zero. With a BJT, there are two input quantities ( $\mathrm{I}_{\mathrm{B}}$ and $\mathrm{V}_{\mathrm{BE}}$ ) that need to be taken into account.

## - Current-Voltage Characteristics of an N-Channel MOSFET (NMOS transistor)

Consider first the case in which gate, drain, source, and body are connected to ground. The drain and source are connected by back-to-back PN junctions (substrate-source and substrate-drain). Under the mentioned conditions, both junctions have a bias of 0 volt and are therefore reversebiased, which results in an extremely high resistance between drain and source.


Assume now that a small positive voltage is applied to the gate (with respect to the source). We recall that the gate and substrate form the plates of a capacitor with the gate oxide as the dielectric (insulator). The positive gate voltage creates an electric field across the MOS capacitance which manifests itself initially by repelling holes (the majority carriers in the P-type silicon substrate). Hence, a depletion region is formed below the gate. This depletion region is similar to the one occurring in a PN junction.


As the gate voltage increases, the potential at the silicon surface reaches a critical value at some point, and the semiconductor surface inverts to N-type material. This point marks the onset of a phenomenon known as strong inversion.

Further increases in the gate voltage results in additional electrons (the minority carriers in the P type silicon substrate) in the thin inversion layer directly under the gate oxide. Hence, an N-type channel is formed between the source and drain regions, the conductivity of which is dependent on the gate-source voltage $\mathrm{V}_{\mathrm{GS}}$.


The value of $\mathrm{V}_{\mathrm{GS}}$ where strong inversion occurs (and a conducting channel is created) is called the threshold voltage $\mathrm{V}_{\mathrm{TN}}$. Typically, $\mathrm{V}_{\mathrm{TN}}$ is equal to few tenths of a volt. For instance, for a digital circuit with a supply voltage $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, we would have $\mathrm{V}_{\mathrm{TN}} \approx 0.8 \mathrm{~V}$, whereas for $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$, we would rather have $\mathrm{V}_{\mathrm{TN}} \approx 0.4 \mathrm{~V}$. Note that the value of the threshold voltage can be adjusted during the manufacturing process depending on the requirements of the circuit designer.

This parameter $\mathrm{V}_{\mathrm{TN}}$ is a function of several components, most of which are material constants, such as the difference in work function between gate and substrate materials, the oxide thickness, the Fermi voltage, the charge of impurities trapped at the surface between channel and gate oxide, and the dosage of ions implanted for threshold adjustment. It can also be shown that $\mathrm{V}_{\mathrm{TN}}$ is dependent on the voltage $\mathrm{V}_{\mathrm{SB}}$ between the source and body terminals.

We can now define the first mode of operation of an NMOS: The transistor is in the cut-off mode when $\mathrm{V}_{\mathrm{GS}}<\mathrm{V}_{\mathrm{TN}}$. In such case, there is no conducting channel and no current can flow from drain to source, which leads to $I_{D}=0$.

Assume now that $\mathrm{V}_{\mathrm{GS}}>\mathrm{V}_{\mathrm{TN}}$ and that a small voltage $\mathrm{V}_{\mathrm{DS}}$ is applied between drain and source. The voltage difference causes a current $I_{D}$ to flow from drain to source.

At a point $x$ along the channel, the voltage with respect to the source is denoted as $\mathrm{V}(\mathrm{x})$. The gate-to-channel voltage $V_{G x}$, i.e. the voltage across the MOS capacitance, at that point $x$ is therefore given by $\mathrm{V}_{\mathrm{Gx}}=\mathrm{V}_{\mathrm{GS}}+\mathrm{V}_{\mathrm{Sx}}=\mathrm{V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{xS}}=\mathrm{V}_{\mathrm{GS}}-\mathrm{V}(\mathrm{x})$.


The charge $d Q(x)$ in the channel between points $x$ and $(x+d x)$ is given by

$$
d Q(x)=C_{o x} W d x\left(V_{G S}-V(x)-V_{T N}\right)
$$

where $\mathrm{C}_{0 \mathrm{x}}$ designates the capacitance per unit area presented by the gate oxide, and is expressed as $\mathrm{C}_{\mathrm{ox}}=\frac{\varepsilon_{0 \mathrm{x}}}{\mathrm{t}_{\mathrm{ox}}}$, where $\varepsilon_{\mathrm{ox}}$ denotes the permittivity of the gate oxide $\left(\varepsilon_{0 \mathrm{x}}=3.5 \times 10^{-11}\right.$ F/m).

The current flowing from drain to source is given by $I_{D}=\frac{d Q(x)}{d t}=\frac{d Q(x)}{d x} \frac{d x}{d t}=\frac{d Q(x)}{d x} v_{n}(x)$, where $v_{n}(x)$ designates the drift velocity of the electrons (which are the carriers in the channel) at point x . Hence, we can write:

$$
I_{D}=C_{o x} W\left(V_{G S}-V(x)-V_{T N}\right) v_{n}(x)
$$

The drift velocity of the electrons $v_{n}(x)$ at point $x$ is proportional to the horizontal electric field $E(x)$ (created by the applied voltage $V_{D S}$ ) in the channel at the same point $x$ provided that the electric field is small $\left(E(x) \ll E_{\text {sat }}\right)$.

We can thus write $I_{D}=\mu_{n} E(x) C_{o x} W\left(V_{G S}-V(x)-V_{T N}\right)$, where the constant $\mu_{n}$ designates the mobility of the electrons in the channel. The mobility depends on both the temperature and the doping level but is almost constant for a wide range of normally used doping levels. Also, $\mu_{n}$ is sometimes called the surface mobility for electrons because the channel forms at the surface of the silicon. Typical values range from about $500 \mathrm{~cm}^{2} / \mathrm{V} . \mathrm{s}$ to about $700 \mathrm{~cm}^{2} / \mathrm{V} . \mathrm{s}$, which are much less than the mobility of electrons in the bulk of the silicon (about $1400 \mathrm{~cm}^{2} / \mathrm{V} . \mathrm{s}$ ) because surface defects not present in the bulk impede the flow of electrons in MOS transistors.



The electric field $E(x)$ at point $x$ is related to the voltage $V(x)$ at the same point through the wellknown expression

$$
E(x)=\frac{d V(x)}{d x} .
$$

As a result, we obtain the following expression: $I_{D} d x=\mu_{n} d V(x) C_{o x} W\left(V_{G S}-V(x)-V_{T N}\right)$.

By integrating this equation over the length $L$ of the channel, an expression of the current $I_{D}$ can be obtained:

$$
\begin{aligned}
& \int_{0}^{L} I_{D} d x=\mu_{n} C_{0 x} W \int_{0}^{V_{D S}}\left(V_{G S}-V(x)-V_{T N}\right) d V(x) \\
& \Rightarrow I_{D}=\mu_{n} C_{0 x} \frac{W}{L}\left[\left(V_{G S}-V_{T N}\right) V(x)-\frac{V(x)^{2}}{2}\right]_{0}^{V_{D S}} \\
& \Rightarrow I_{D}=\mu_{n} C_{0 x} \frac{W}{L}\left(V_{G S}-V_{T N}-\frac{V_{D S}}{2}\right) V_{D S} .
\end{aligned}
$$

The mode of operation where this equation holds is called the linear mode of operation because the NMOS transistor is somewhat equivalent to a voltage-controlled resistance in this mode.

In fact, for $\mathrm{V}_{\mathrm{DS}} \ll 2\left(\mathrm{~V}_{\mathrm{GS}}-\mathrm{V}_{T \mathrm{~N}}\right)$, we even observe a perfectly linear dependence between $\mathrm{V}_{\mathrm{DS}}$ and $I_{D}$, and we can write

$$
\mathrm{I}_{\mathrm{D}} \approx \mu_{\mathrm{n}} \mathrm{C}_{\mathrm{ox}} \frac{\mathrm{~W}}{\mathrm{~L}}\left(\mathrm{~V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{TN}}\right) \mathrm{V}_{\mathrm{DS}}
$$

This indicates that, for small values of $\mathrm{V}_{\mathrm{DS}}$, the transistor is equivalent to a resistance $\mathrm{R}_{\text {NMOS }}$ given by

$$
\mathrm{R}_{\mathrm{NMOS}}=\frac{\mathrm{V}_{\mathrm{DS}}}{\mathrm{I}_{\mathrm{D}}} \approx\left[\mu_{\mathrm{n}} \mathrm{C}_{\mathrm{ox}} \frac{\mathrm{~W}}{\mathrm{~L}}\left(\mathrm{~V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{TN}}\right)\right]^{-1} .
$$

To simplify the equations, we can introduce the parameter $k_{n}=\mu_{n} C_{0 x} \frac{W}{L}$ called gain factor of the transistor. A typical value of $\mathrm{k}_{\mathrm{n}}$ for $\mathrm{W} / \mathrm{L}=10, \mathrm{t}_{\mathrm{ox}}=10 \mathrm{~nm}, \mu_{\mathrm{n}}=570 \mathrm{~cm}^{2} / \mathrm{V} . \mathrm{s}$, and $\varepsilon_{0 x}=3.5 \times 10^{-11}$ $\mathrm{F} / \mathrm{m}$ is $\mathrm{k}_{\mathrm{n}}=570 \times 10^{-4} \times \frac{3.5 \times 10^{-11}}{10 \times 10^{-9}} \times 10 \approx 2 \mathrm{~mA} / \mathrm{V}^{2}$.

Note that the designer can change the value of the gain factor $\mathrm{k}_{\mathrm{n}}$ by simply changing the ratio W/L, which is very convenient in practice.

As the value of $\mathrm{V}_{\mathrm{DS}}$ is further increased, the conducting channel narrows at the drain end $(\mathrm{dQ}(\mathrm{L})$ $\rightarrow 0$ ). When $\mathrm{V}_{\mathrm{DS}}$ reaches the value $\mathrm{V}_{G S}-\mathrm{V}_{T N}$, the gate-to-channel voltage $\mathrm{V}_{G D}=\mathrm{V}_{G S}-\mathrm{V}_{\mathrm{DS}}$ at the drain end becomes equal to the threshold voltage $\mathrm{V}_{\mathrm{TN}}$, thus meaning that the channel is no longer connected to the drain. In other words, the channel disappears. This phenomenon is called pinchoff.


As $\mathrm{V}_{\mathrm{DS}}$ increases beyond $\mathrm{V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{TN}}$, the pinch-off point moves closer to the source. The voltage difference over the conducting channel from the pinch-off point to the source remains fixed at $\mathrm{V}_{\mathrm{GS}}$ - $\mathrm{V}_{\text {TN }}$. As a result, the drain current does no longer depend on $\mathrm{V}_{\mathrm{DS}}$, but only on the voltage across the channel which is equal to $\mathrm{V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{TN}}$. In other words, the drain current $\mathrm{I}_{\mathrm{D}}$ no longer increases with $\mathrm{V}_{\mathrm{DS}}$.


When $\mathrm{V}_{\mathrm{DS}}>\mathrm{V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{TN}}$, the NMOS transistor is said to be in the saturation mode of operation. The expression of the constant drain current is obtained by replacing $\mathrm{V}_{\mathrm{DS}}$ by $\mathrm{V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{TN}}$ in the current expression derived earlier:

$$
\begin{aligned}
& \mathrm{I}_{\mathrm{D}}=\mathrm{k}_{\mathrm{n}}\left(\mathrm{~V}_{G S}-\mathrm{V}_{T N}-\frac{V_{D S}}{2}\right) \mathrm{V}_{\mathrm{DS}}, \text { for } \mathrm{V}_{\mathrm{DS}}=\mathrm{V}_{G S}-V_{T N} \\
\Rightarrow & \mathrm{I}_{\mathrm{D}}=\mathrm{k}_{\mathrm{n}}\left(\mathrm{~V}_{G S}-\mathrm{V}_{T N}-\frac{\mathrm{V}_{G S}-V_{T N}}{2}\right)\left(\mathrm{V}_{G S}-V_{T N}\right) \\
\Rightarrow & \mathrm{I}_{\mathrm{D}}=\frac{\mathrm{k}_{\mathrm{n}}}{2}\left(\mathrm{~V}_{G S}-\mathrm{V}_{T N}\right)^{2} .
\end{aligned}
$$

We can notice the square dependency of the constant drain current with respect to $\mathrm{V}_{\mathrm{Gs}}$.

As a summary, an NMOS transistor has three modes of operations:

- First mode of operation: The transistor is in the cut-off mode when $\mathrm{V}_{\mathrm{GS}}<\mathrm{V}_{\mathrm{TN}}$. In this case, the drain current $\mathrm{I}_{\mathrm{D}}$ is equal to zero and the transistor is equivalent to an open switch since the drain is not connected to the source.
- Second mode of operation: The transistor is in the linear mode when $\mathrm{V}_{\mathrm{GS}} \geq \mathrm{V}_{\mathrm{TN}}$ and $\mathrm{V}_{\mathrm{DS}}<\mathrm{V}_{\mathrm{GS}}$ $\mathrm{V}_{\text {TN }}$. In this case, the drain current $\mathrm{I}_{\mathrm{D}}$ is given by

$$
\mathrm{I}_{\mathrm{D}}=\mathrm{k}_{\mathrm{n}}\left(\mathrm{~V}_{\mathrm{GS}}-\mathrm{V}_{T \mathrm{~N}}-\frac{\mathrm{V}_{\mathrm{DS}}}{2}\right) \mathrm{V}_{\mathrm{DS}} .
$$

In this mode, the transistor resembles a voltage-controlled resistance given by

$$
\mathrm{R}_{\mathrm{NMOS}}=\frac{\mathrm{dV}_{\mathrm{DS}}}{\mathrm{dl}_{\mathrm{D}}}=\frac{1}{\mathrm{k}_{\mathrm{n}}\left(\mathrm{~V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{TN}}-\mathrm{V}_{\mathrm{DS}}\right)}
$$

- Third mode of operation: The transistor is in the saturation mode when $\mathrm{V}_{\mathrm{GS}} \geq \mathrm{V}_{\mathrm{TN}}$ and $\mathrm{V}_{\mathrm{DS}} \geq \mathrm{V}_{\mathrm{GS}}$ $\mathrm{V}_{T N}$. In this case, the drain current $\mathrm{I}_{\mathrm{D}}$ is given by

$$
\mathrm{I}_{\mathrm{D}}=\frac{\mathrm{k}_{\mathrm{n}}}{2}\left(\mathrm{~V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{TN}}\right)^{2} .
$$

In this mode, the transistor is equivalent to a voltage-controlled current source. The saturation mode is traditionally used for designing MOS linear amplifiers in analogue electronics.

## Output characteristic of an NMOS transistor



The output characteristic of an NMOS transistor somewhat looks like that of an NPN bipolar junction transistor. The saturation mode for a BJT corresponds to the linear mode of an NMOS, whereas the forward active mode for an NPN BJT ( $\mathrm{V}_{\mathrm{CE}}>\mathrm{V}_{\mathrm{CE}, \text { sat }}$ ) is analogous to the saturation mode for an NMOS ( $\left.\mathrm{V}_{\mathrm{DS}} \geq \mathrm{V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{TN}}\right)$.

Remember that we found the following analogies between BJT and MOSFET: source $\equiv$ emitter, drain $\equiv$ collector, gate $\equiv$ base, and collector current $\equiv$ drain current. Therefore, there are also analogies between the input voltages $\mathrm{V}_{\mathrm{BE}}$ and $\mathrm{V}_{\mathrm{GS}}$, the output voltages $\mathrm{V}_{\mathrm{CE}}$ and $\mathrm{V}_{\mathrm{DS}}$, and the output currents $\mathrm{I}_{\mathrm{C}}$ and $\mathrm{I}_{\mathrm{D}}$.

As for the transfer characteristic linking the output current ( $\mathrm{I}_{\mathrm{C}}, \mathrm{I}_{\mathrm{D}}$ ) and the input voltage ( $\mathrm{V}_{\mathrm{BE}}, \mathrm{V}_{\mathrm{GS}}$ ), we notice that the drain current $I_{D}$ varies like the square of the voltage $\left(V_{G S}-V_{T N}\right)$ in an NMOS transistor, while the collector current $I_{C}$ varies exponentially with the voltage $V_{B E}$ in a BJT.

This indicates that a given variation of the input voltage $\left(\mathrm{V}_{\mathrm{BE}}, \mathrm{V}_{\mathrm{GS}}\right)$ will result in a larger variation of the output current $\left(I_{C}, I_{D}\right)$ with a BJT than with a MOSFET. It thus seems that the BJT is inherently more suitable than the MOSFET for the design of high-gain voltage amplifiers.

However, the MOSFET, like any other types of FET, has an infinite input resistance (recall that the gate current is always equal to zero), which is not the case with the BJT. Therefore, if we want to design a circuit with a very large input resistance, it will be preferable to employ a FET rather than a BJT.

## Transfer characteristic of an NMOS transistor



## - The NMOS Transistor as a Switch

Consider the circuit below. We propose to show that the NMOS transistor is equivalent to an imperfect switch. We will assume that the voltage applied on the gate can be equal to either 0 V (GND) or $\mathrm{V}_{\mathrm{DD}}$ (which is the supply voltage, i.e. the highest possible voltage in the circuit).

(1) The gate is connected to ground.

In this case, we can write $\mathrm{V}_{\mathrm{GS}}=0-\mathrm{V}_{\mathrm{OUT}}=-\mathrm{V}_{\text {OUT }}$ and $\mathrm{V}_{\mathrm{DS}}=\mathrm{V}_{\mathbb{I N}}-\mathrm{V}_{\text {OUT }}$.

Since all voltage values in the circuit range from 0 to $\mathrm{V}_{\mathrm{DD}},-\mathrm{V}_{\text {OUT }}$ is negative and thus smaller than the threshold voltage $\mathrm{V}_{\mathrm{TN}}$ (which is always positive for an NMOS transistor, $\mathrm{V}_{\mathrm{TN}}$ is typically equal to few tenths of a volt). This means that $\mathrm{V}_{\mathrm{GS}}<\mathrm{V}_{\mathrm{TN}}$. The NMOS transistor is in the cut-off mode of operation and thus equivalent to an open switch since the drain is not connected to the source.

Gate connected to GND

(2) The gate is connected to the supply voltage $V_{D D}$.

In this case, we can write $\mathrm{V}_{G S}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{OUT}}$ and $\mathrm{V}_{\mathrm{DS}}=\mathrm{V}_{\mathbb{I N}}-\mathrm{V}_{\text {OUT }}$.

The transistor is in the cut-off mode when $V_{G S}<V_{T N}$, i.e. $V_{\text {OUT }}>V_{D D}-V_{T N}$. In this case, the transistor is equivalent to an open switch since the drain is not connected to the source.

The transistor is in the linear mode when $V_{G S} \geq V_{T N}$, i.e. $V_{O U T} \leq V_{D D}-V_{T N}$, and $V_{I N}-V_{\text {OUT }}<V_{D D}-$ $V_{\text {OUT }}-V_{T N}$, i.e. $V_{\mathbb{I N}}<V_{D D}-V_{T N}$. In this case, the drain current $I_{D}$ is given by

$$
\begin{aligned}
& I_{D}=k_{n}\left(V_{D D}-V_{\text {OUT }}-V_{T N}-\frac{V_{\mathbb{I N}}-V_{O U T}}{2}\right)\left(V_{\mathbb{I N}}-V_{\text {OUT }}\right)=0 \\
& \Rightarrow\left(V_{D D}-V_{T N}-\frac{V_{\mathbb{I N}}}{2}-\frac{V_{O U T}}{2}\right)\left(V_{I N}-V_{O U T}\right)=0 .
\end{aligned}
$$

There are two possible solutions to this equation:
(a) $V_{D D}-V_{T N}-\frac{V_{I N}}{2}-\frac{V_{O U T}}{2}=0 \Rightarrow V_{O U T}=2\left(V_{D D}-V_{T N}\right)-V_{I N}$.
(b) $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}=0 \Rightarrow \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\text {IN }}$.

The solution (a) must be discarded as it is incompatible with the conditions necessary for the transistor to be in the linear mode. On the other hand, the solution (b) is compatible with those conditions.

Our conclusion is that, when $\mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{T N}$ and $\mathrm{V}_{\mathbb{I}}<\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{T N}$, we have $\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{I N}$ and the transistor is thus equivalent to a closed switch.


Note that this closed switch exhibits a resistance R given by

$$
R=\left.\frac{d V_{D S}}{{d l_{D}}^{d}}\right|_{V_{D S}}=V_{\mathbb{I N}}-V_{\text {OUT }}, V_{G S}=V_{D D}-V_{O U T}=\frac{1}{k_{n}\left(V_{D D}-V_{T N}-V_{I N}\right)} .
$$

There is no voltage drop across this resistance because the current flowing through the switch is equal to zero. Therefore, the presence of a non-zero resistance $R$ is not an issue (as long as $R$ does not become infinite).

The transistor is in the saturation mode when $V_{G S} \geq V_{T N}$, i.e. $V_{\text {OUT }} \leq V_{D D}-V_{T N}$, and $V_{I N}-V_{\text {OUT }} \geq$ $V_{D D}-V_{O U T}-V_{T N}$, i.e. $V_{\mathbb{I N}} \geq V_{D D}-V_{T N}$. In this case, the drain current $I_{D}$ is given by

$$
\mathrm{I}_{\mathrm{D}}=\frac{\mathrm{k}_{\mathrm{n}}}{2}\left(\mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{OUT}}-\mathrm{V}_{\mathrm{TN}}\right)^{2}=0 \Rightarrow \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{T \mathrm{~N}} .
$$

We thus conclude that, when $\mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{TN}}$ and $\mathrm{V}_{\mathbb{I N}} \geq \mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{TN}}$, we have $\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{T N}$ and the switch output is then constant.

As a summary, an NMOS transistor can be thought of as a switch controlled by its gate voltage. The switch is closed when the voltage applied on the gate is high (e.g., equal to $\mathrm{V}_{\mathrm{DD}}$ ), and is open when this gate voltage is low (e.g., equal to 0 V ). However, this switch is imperfect because, when closed, it cannot pass voltage values that are above $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{T N}$.


This two-state operation (open switch/closed switch) makes MOS transistors particularly amenable to digital electronics since it matches the concepts of binary digital logic.

## - Current-Voltage Equations for a P-Channel MOSFET (PMOS transistor)

Throughout this chapter, we have extensively studied the N-channel MOSFET. In many circuits, it is also necessary to employ P-channel MOSFETs, hereafter referred to as PMOS transistors. For instance, since the 1980s, the dominant technology in the world of digital electronics has been the CMOS (complementary) logic family that makes use of both NMOS and PMOS transistors on the same silicon chip.

The cross-section and the symbol of a PMOS transistor are depicted below.


The behaviour of the PMOS is very similar to that of an NMOS transistor, except that the polarities of the various voltages and currents are reversed. In other words, for a PMOS, the voltages $\mathrm{V}_{T P}$ (threshold voltage), $\mathrm{V}_{\mathrm{GS}}$, and $\mathrm{V}_{\mathrm{DS}}$ are negative, whereas the drain current $\mathrm{I}_{\mathrm{D}}$ flows from source to drain, thus implying that the source is always connected to the highest voltage while the drain is connected to the lowest voltage ( $\mathrm{V}_{\mathrm{DS}}<0$ ).

A PMOS transistor has three modes of operation:

- First mode of operation: The transistor is in the cut-off mode when $\mathrm{V}_{\mathrm{GS}}>\mathrm{V}_{\mathrm{TP}}\left(\mathrm{V}_{\mathrm{GS}}<0, \mathrm{~V}_{\mathrm{TP}}<0\right)$. In this case, there is no conducting channel between drain and source, and the drain current $\mathrm{I}_{\mathrm{D}}$ is thus equal to zero. The transistor is equivalent to an open switch since the drain is not connected to the source.
- Second mode of operation: The transistor is in the linear mode when $\mathrm{V}_{\mathrm{GS}} \leq \mathrm{V}_{\mathrm{TP}}$ and $\mathrm{V}_{\mathrm{DS}}>\mathrm{V}_{\mathrm{GS}}$ $\mathrm{V}_{T P}\left(\mathrm{~V}_{\mathrm{GS}}<0, \mathrm{~V}_{T P}<0, \mathrm{~V}_{\mathrm{DS}}<0\right)$. In this case, the drain current $\mathrm{I}_{\mathrm{D}}$ is given by

$$
\mathrm{I}_{\mathrm{D}}=\mathrm{k}_{\mathrm{p}}\left(\mathrm{~V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{TP}}-\frac{\mathrm{V}_{\mathrm{DS}}}{2}\right) \mathrm{V}_{\mathrm{DS}},
$$

where $k_{p}=\mu_{p} C_{0 x} \frac{W}{L}$ is called the gain factor of the transistor. A typical value of $k_{p}$ for $W / L=10$, $\mathrm{t}_{\mathrm{ox}}=10 \mathrm{~nm}, \mu_{\mathrm{p}}=260 \mathrm{~cm}^{2} / \mathrm{V} . \mathrm{s}$, and $\varepsilon_{\mathrm{ox}}=3.5 \times 10^{-11} \mathrm{~F} / \mathrm{m}$ is $\mathrm{k}_{\mathrm{p}}=260 \times 10^{-4} \times \frac{3.5 \times 10^{-11}}{10 \times 10^{-9}} \times 10 \approx 0.9$ $\mathrm{mA} / \mathrm{V}^{2}$. The parameter $\mu_{\mathrm{p}}$ designates the mobility of holes in the channel (since the current carriers are holes in a PMOS transistor). Note that the mobility of holes is lower than that of electrons. Due to the lower mobility of holes, the gain factor of a PMOS transistor is therefore smaller than that of its equivalent NMOS transistor (with identical physical dimensions). In fact, this explains why PMOS transistors do actually operate slower than NMOS transistors.

In this mode, the transistor resembles a voltage-controlled resistance given by

$$
\mathrm{R}_{\mathrm{PMOS}}=\frac{\mathrm{dV}_{\mathrm{SD}}}{\mathrm{dl}_{\mathrm{D}}}=-\frac{\mathrm{dV}}{\mathrm{DS}} \mathrm{dl}_{\mathrm{D}} \quad=-\frac{1}{\mathrm{k}_{\mathrm{p}}\left(\mathrm{~V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{TP}}-\mathrm{V}_{\mathrm{DS}}\right)}
$$

- Third mode of operation: The transistor is in the saturation mode when $\mathrm{V}_{\mathrm{GS}} \leq \mathrm{V}_{\mathrm{TP}}$ and $\mathrm{V}_{\mathrm{DS}} \leq \mathrm{V}_{\mathrm{GS}}$ $\mathrm{V}_{\mathrm{TP}}\left(\mathrm{V}_{\mathrm{GS}}<0, \mathrm{~V}_{\mathrm{TP}}<0, \mathrm{~V}_{\mathrm{DS}}<0\right)$. In this case, the drain current $\mathrm{I}_{\mathrm{D}}$ is given by

$$
\mathrm{I}_{\mathrm{D}}=\frac{\mathrm{k}_{\mathrm{p}}}{2}\left(\mathrm{~V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{TP}}\right)^{2} .
$$

In this mode, the transistor is equivalent to a voltage-controlled current source.

We will have a closer look at PMOS transistors in Tutorial 5.

## Tutorial 5 - MOSFET Transistors

## Question 1

Consider the circuit depicted below, which shows a PMOS transistor used as a switch. All voltage values in the circuit vary from 0 (GND) to $V_{D D}$ (supply voltage).


We recall the three modes of operation for a PMOS transistor:

- First mode of operation: The transistor is in the cut-off mode when $\mathrm{V}_{\mathrm{GS}}>\mathrm{V}_{\mathrm{TP}}\left(\mathrm{V}_{\mathrm{GS}}<0, \mathrm{~V}_{\mathrm{TP}}<0\right)$. In this case, there is no conducting channel between drain and source, and the drain current $\mathrm{I}_{\mathrm{D}}$ is thus equal to zero. The transistor is equivalent to an open switch since the drain is not connected to the source.
- Second mode of operation: The transistor is in the linear mode when $\mathrm{V}_{\mathrm{GS}} \leq \mathrm{V}_{\mathrm{TP}}$ and $\mathrm{V}_{\mathrm{DS}}>\mathrm{V}_{\mathrm{GS}}$ $\mathrm{V}_{T P}\left(\mathrm{~V}_{\mathrm{GS}}<0, \mathrm{~V}_{T P}<0, \mathrm{~V}_{\mathrm{DS}}<0\right)$. In this case, the drain current $\mathrm{I}_{\mathrm{D}}$ is given by

$$
\mathrm{I}_{\mathrm{D}}=\mathrm{k}_{\mathrm{P}}\left(\mathrm{~V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{TP}}-\frac{\mathrm{V}_{\mathrm{DS}}}{2}\right) \mathrm{V}_{\mathrm{DS}},
$$

where $k_{p}=\mu_{p} C_{o x} \frac{W}{L}$ is called the gain factor of the transistor. In this mode, the transistor resembles a voltage-controlled resistance given by

$$
R_{P M O S}=-\frac{d V_{D S}}{d I_{D}}=-\frac{1}{k_{p}\left(V_{G S}-V_{T P}-V_{D S}\right)} .
$$

- Third mode of operation: The transistor is in the saturation mode when $\mathrm{V}_{\mathrm{GS}} \leq \mathrm{V}_{\mathrm{TP}}$ and $\mathrm{V}_{\mathrm{DS}} \leq \mathrm{V}_{\mathrm{GS}}$ $\mathrm{V}_{\mathrm{TP}}\left(\mathrm{V}_{\mathrm{GS}}<0, \mathrm{~V}_{\mathrm{TP}}<0, \mathrm{~V}_{\mathrm{DS}}<0\right)$. In this case, the drain current $\mathrm{I}_{\mathrm{D}}$ is given by

$$
\mathrm{I}_{\mathrm{D}}=\frac{\mathrm{k}_{\mathrm{p}}}{2}\left(\mathrm{~V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{TP}}\right)^{2} .
$$

In this mode, the transistor is equivalent to a voltage-controlled current source.

Show that, when the gate is connected to $\mathrm{V}_{\mathrm{DD}}$, the PMOS transistor is equivalent to an open switch.

Show that, when the gate is connected to GND, the PMOS transistor is equivalent to an imperfect closed switch.

## Question 2

Design, using two MOS transistors, a switch that can be considered as perfect. When closed, this switch should be able to pass all voltage values ranging from 0 to $V_{D D}$, where $V_{D D}$ designates the voltage supply.

Assume that the current flowing through the switch is equal to zero, which implies that the switch output is connected to the gate(s) of other MOSFETs.

## Question 3

Consider the five CMOS (complementary MOS) circuits depicted below.

(d)

(e)

For each circuit, determine the output voltage $\mathrm{V}_{\text {out }}$, assuming that the input voltages (denoted as $\mathrm{V}_{\mathbb{N}}, \mathrm{V}_{1}, \mathrm{~V}_{2}$ and $\mathrm{V}_{3}$ ) can be either low (equal to 0 volt) or high (equal to the supply voltage $\mathrm{V}_{\mathrm{DD}}$ ). The output of each circuit is connected to the gates of MOSFETs.

Determine the function performed by each circuit.

In each case, what is the value of the current drawn from the power supply? Comment on your result.

## 7. Design of Linear Amplifiers using MOSFETs

The design methodology for linear amplifiers using FETs is identical to that used for bipolar linear amplifiers. In both cases, we need to bias the transistor to make sure that it operates in the proper mode (forward active for BJTs, saturation for FETs) and then we need to consider the small-signal model of this transistor to analyze the performance of the amplifier thus obtained.

Hereafter, we are going to focus on the design of linear amplifiers using N-channel MOSFETS, often referred to as NMOS transistors.

## - Biasing of MOS Transistors

MOS transistors have three different modes of operation. The mode that is used to design MOS amplifiers corresponds to the constant-current region of the output characteristic (as was also the case with BJT amplifiers). This mode is the saturation mode of operation. A MOS transistor must remain in the saturation mode when used to design an amplifier, whatever the value of the input signal to be amplified. Biasing an amplifier circuit allows us to make sure that the MOS transistor is in the saturation mode.

Biasing a circuit consists of applying a constant (DC) voltage across the circuit (supply voltage) to ensure that the MOS transistor(s) inside this circuit always operate in the saturation mode.

Below is an example of biasing circuit for an amplifier using an NMOS transistor with a threshold voltage $\mathrm{V}_{\mathrm{TN}}=0.5 \mathrm{~V}$ and a gain factor $\mathrm{k}_{\mathrm{n}}=8 \mathrm{~mA} / \mathrm{V}^{2}$. We assume that this transistor is in the saturation mode of operation. We will have to check later whether or not this assumption is right.

Due to the voltage divider formed by $R_{1}$ and $R_{2}$, we can easily see that $V_{G S O}=\frac{R_{2}}{R_{1}+R_{2}} V_{D D}=1 \mathrm{~V}$, and thus $\mathrm{V}_{\mathrm{GSO}}-\mathrm{V}_{\mathrm{TN}}=0.5 \mathrm{~V}$. Since $\mathrm{V}_{\mathrm{GSo}}>\mathrm{V}_{\mathrm{TN}}$, the NMOS transistor is either in the linear mode or the saturation mode.


Once the value of $\mathrm{V}_{\mathrm{Gso}}$ is known, we can determine the DC drain current by using the expression $\mathrm{I}_{\mathrm{D} 0}=\frac{\mathrm{k}_{\mathrm{n}}}{2}\left(\mathrm{~V}_{\mathrm{GSO}}-\mathrm{V}_{\mathrm{TN}}\right)^{2}$. We find $\mathrm{I}_{\mathrm{D} 0}=1 \mathrm{~mA}$.

Finally, we can compute the value of the $D C$ voltage $V_{D S 0}$ as $V_{D S 0}=V_{D D}-R_{D} I_{D 0}=3 V$. Since $V_{D S 0}$ $>\mathrm{V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{TN}}$, we conclude that our assumption was right and the NMOS transistor is indeed in the saturation mode.


## - Design of a Common-Source Amplifier

Our NMOS transistor is properly biased and can therefore be used to amplify an input signal $\mathrm{v}_{\text {in }}(\mathrm{t})$. We assume that $\mathrm{v}_{\text {in }}(\mathrm{t})$ represents a voltage variation that needs to be amplified. We can now study the complete voltage amplifier circuit which is depicted below. Note that this is a common-source configuration. The input voltage $\mathrm{v}_{\mathrm{in}}(\mathrm{t})$ is an AC signal with small amplitude variations.



The presence of both coupling capacitors protects the biasing circuit from any external influence. In other words, any change in the external environment of the amplifier circuit does not have any effect on the DC operating points.

If there was a DC component in $v_{\text {in }}(t)$, it would be filtered out by the capacitance and would not affect the biasing of the circuit either. It is worthwhile mentioning that, as a result, the amplifier described here cannot amplify a DC signal.

We assume that both coupling capacitances are sufficiently high to be considered as short circuits (perfect wires) at the frequency of the input signal.

A variation of the input signal $\mathrm{v}_{\text {in }}(\mathrm{t})$ will induce corresponding variations of the various voltages and currents inside the circuit around their DC values. For instance, a small variation of $v_{\text {in }}(t)$ will induce a corresponding variation of the drain current around its mean value $\mathrm{I}_{\mathrm{D} 0}=1 \mathrm{~mA}$.

Any signal $X(t)$ in the circuit is therefore the sum of a DC component $X_{0}$ (mean value of $X(t)$ ) and an $A C$ component $x(t)$, i.e. $X(t)=X_{0}+x(t)$. The quantity $X_{0}$ was determined by the $D C$ analysis of the circuit. In particular, we have:

$$
\begin{aligned}
& -\mathrm{I}_{\mathrm{d}}(\mathrm{t})=\mathrm{I}_{\mathrm{D} 0}+\mathrm{i}_{\mathrm{d}}(\mathrm{t}) ; \\
& -\mathrm{V}_{\mathrm{gs}}(\mathrm{t})=\mathrm{V}_{\mathrm{GS} 0}+\mathrm{V}_{\mathrm{gs}}(\mathrm{t}) ; \\
& -\mathrm{V}_{\mathrm{ds}}(\mathrm{t})=\mathrm{V}_{\mathrm{DS} 0}+\mathrm{V}_{\mathrm{ds}}(\mathrm{t}) .
\end{aligned}
$$



Note that the relationship between the drain current $\mathrm{I}_{\mathrm{d}}(\mathrm{t})$ and the voltage $\mathrm{V}_{\mathrm{gs}}(\mathrm{t})$ is quadratic, and therefore not linear. In other words, the amplification process will introduce some distortion of the signal, which may be a problem in some applications. However, this distortion can generally be considered negligible if the variation $\mathrm{v}_{\mathrm{gs}}(\mathrm{t})$ of the gate-source voltage around its DC value $\mathrm{V}_{\mathrm{GSO}}$ is sufficiently small (since quadratic curve $\approx$ straight line over small intervals).

The magnitude of $v_{\text {in }}(t)$ is considered to be sufficiently small so that the variation of $V_{d s}(t)$ around $V_{\text {Dso }}$ allows the MOS transistor to remain in the saturation mode of operation.

The voltage gain of this amplifier is defined as $A_{v}=\frac{v_{\text {out }}(t)}{v_{\text {in }}(t)}$.

In order to compute the voltage gain of this amplifier, we now need to focus on the AC operation of the amplifier circuit. From an AC perspective, the amplifier circuit is equivalent to the circuit depicted below.

Remember that the supply voltage $\mathrm{V}_{\mathrm{DD}}$ is a voltage equal to zero (ground) for the AC operation of the amplifier, thus implying that the resistance $\mathrm{R}_{1}$ is now connected between the gate of the transistor and the ground.


## - Small-Signal Model of a MOSFET

In order to perform the AC analysis of the amplifier, we need to replace the NMOS transistor with an equivalent model valid for a small-amplitude input signal ("small signal"). The NMOS transistor is now seen as a "black box" with two inputs and two outputs.


We can easily show that the (generic) small-signal model of a MOSFET is as follows:


The transconductance $\mathrm{g}_{\mathrm{m}}$, expressed in siemens $(\mathrm{S})$, of the NMOS transistor is given by

$$
g_{\mathrm{m}}=\frac{\mathrm{i}_{\mathrm{d}}}{\mathrm{v}_{\mathrm{gs}}}=\left.\frac{\mathrm{dl} \mathrm{D}_{\mathrm{D}}}{\mathrm{dV}_{\mathrm{GS}}}\right|_{\mathrm{V}_{\mathrm{GSO}}, \mathrm{l}_{\mathrm{DO}}} .
$$

Around the DC operating point, we can use the expression of the drain current valid in the saturation mode:

$$
\mathrm{I}_{\mathrm{D}}=\frac{\mathrm{k}_{\mathrm{n}}}{2}\left(\mathrm{~V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{TN}}\right)^{2}
$$

We thus obtain $g_{m}=k_{n}\left(V_{G S O}-V_{T N}\right)$. For the amplifier consider here, we have $g_{m}=4 \mathrm{mS}$.

At this stage, it is interesting to compare the transconductance of a MOSFET with that of a BJT.

The transconductance of a BJT is given by

$$
g_{m}=\frac{i_{c}}{v_{b e}}=\frac{i_{c}}{i_{b}} \frac{i_{b}}{v_{b e}}=\frac{\beta_{F}}{h_{11}} \approx \beta_{F} \frac{I_{B 0}}{V_{T}}=\frac{I_{C 0}}{V_{T}} .
$$

The BJT transconductance is thus proportional to the DC collector current $\mathrm{I}_{\mathrm{c} \text {, }}$, and we have $\frac{g_{\mathrm{m}}}{\mathrm{I}_{\mathrm{C} 0}}=\frac{1}{\mathrm{~V}_{\mathrm{T}}}$, where $\mathrm{V}_{\mathrm{T}}$ designates the thermal voltage $\left(\mathrm{V}_{\mathrm{T}} \approx 25 \mathrm{mV}\right.$ at room temperature).

As for the MOS transconductance, we can also show that it depends on the drain current $\mathrm{I}_{\mathrm{D} 0}$. In fact, the ratio $\frac{g_{m}}{I_{D 0}}$ is given by

$$
\frac{g_{\mathrm{m}}}{\mathrm{I}_{\mathrm{D} 0}}=\frac{\mathrm{k}_{\mathrm{n}}\left(\mathrm{~V}_{\mathrm{GSO}}-\mathrm{V}_{\mathrm{TN}}\right)}{\frac{\mathrm{k}_{\mathrm{n}}}{2}\left(\mathrm{~V}_{\mathrm{GSO}}-\mathrm{V}_{\mathrm{TN}}\right)^{2}}=\frac{2}{\mathrm{~V}_{\mathrm{GSO}}-\mathrm{V}_{\mathrm{TN}}} .
$$

Since the term $\mathrm{V}_{\mathrm{GS} 0}-\mathrm{V}_{\mathrm{TN}}$ is typically much larger than the thermal voltage $\mathrm{V}_{\mathrm{T}}$, we conclude that, for a given DC output current $I_{C 0}$ or $I_{D 0}$, the BJT transconductance tends to be much larger than the MOS transconductance. Therefore, a given variation of the input voltage ( $\mathrm{v}_{\mathrm{be}}, \mathrm{v}_{\mathrm{gs}}$ ) tends to produce a much larger variation of the output current ( $\mathrm{i}_{\mathrm{c}}, \mathrm{i}_{\mathrm{d}}$ ) with a BJT than with a MOSFET. In other words, bipolar transistors seem to be inherently more suitable than MOSFETS for the design of high-gain amplifiers.

## - Small-Signal Analysis of our Common-Source Amplifier

We can now replace the NMOS transistor with its small-signal model in order to determine the expressions of the voltage gain, input resistance, and output resistance of our common-source amplifier.


We recall the values of the various parameters: $R_{1}=5 \mathrm{M} \Omega, R_{2}=1 \mathrm{M} \Omega, g_{m}=4 \mathrm{mS}$, and $R_{D}=3 \mathrm{k} \Omega$.

We can show that $v_{\text {out }}(t)=-R_{D} g_{m} v_{g s}$. Therefore, we obtain $v_{\text {out }}(t)=-g_{m} R_{D} v_{\text {in }}(t)$.

The voltage gain of our common-source amplifier is thus given by

$$
A_{v}=\frac{v_{\text {out }}(t)}{v_{\text {in }}(t)}=-g_{m} R_{D}=-12 .
$$

This voltage gain is significantly lower than those typically achieved with a common-emitter bipolar amplifier (because of the lower transconductances).

The input resistance is given by $r_{\text {in }}=\frac{R_{1} R_{2}}{R_{1}+R_{2}} \approx 833 \mathrm{k} \Omega$. The input resistance of a MOS amplifier is typically much higher than that of a BJT amplifier due to the infinite input resistance of MOSFETs.

The output resistance is given by $r_{\text {out }}=R_{D}=3 \mathrm{k} \Omega$. There is here no noticeable difference between common-emitter bipolar amplifiers and common-source MOS amplifiers.


## Tutorial 6 - Amplifier Circuits using MOSFETs

## Question 1

Consider the amplifier circuit depicted below.


The only difference with the amplifier circuit described in the lecture notes is that we have added a source resistance $\mathrm{R}_{\mathrm{S}}$. The presence of this source resistance implements a negative feedback effect.

Perform the DC and AC analysis of this amplifier. Assume the use of an NMOS transistor with a threshold voltage $\mathrm{V}_{\mathrm{TN}}=0.5 \mathrm{~V}$ and a gain factor $\mathrm{k}_{\mathrm{n}}=8 \mathrm{~mA} / \mathrm{V}^{2}$.

## Question 2

Consider the amplifier circuit depicted below.


The drain is connected directly to the voltage supply. The input signal is applied between the gate and ground, while the output signal is measured between the source and ground. This arrangement is a common-drain amplifier.

Perform the DC and AC analysis of this amplifier. Assume the use of an NMOS transistor with a threshold voltage $\mathrm{V}_{\mathrm{TN}}=1 \mathrm{~V}$ and a gain factor $\mathrm{k}_{\mathrm{n}}=8 \mathrm{~mA} / \mathrm{V}^{2}$.

## 8. Operational Amplifiers

## - Basic Concept

The operational amplifier (op-amp) is an "ultimate" voltage amplifier in the sense that its characteristics are ideal (at least in theory). We recall that the equivalent circuit of a voltage amplifier is as follows:


The characteristics of the op-amp are:

- Infinite input resistance (very high in practice);
- Zero output resistance (very small in practice);
- Infinite voltage gain (very high in practice).

The op-amp was initially designed to perform mathematical operations. Although now superseded in that area by the digital computer, op-amps remain a common feature of analogue electronic circuits.

The open-loop voltage gain $A_{o L}$, for a typical op-amp, ranges from $10^{3}$ to $10^{6}$. Such open-loop gain is too large to be useful since noise would cause the circuit to clip. Feedback must thus be used to control and stabilize the amplifier gain. Stabilization is obtained by feeding the output back into the input (feedback loop). In this way, the closed-loop gain does not depend on the amplifier characteristics.

The figure below shows a complete diagram of an op-amp. Typical values for the supply voltages are $\mathrm{V}++=15 \mathrm{~V}$ and $\mathrm{V}--=-15 \mathrm{~V}$. The positive and negative voltage supplies are necessary to allow the amplification of both positive and negative signals without special biasing.


We are now going to study several "classical" circuits that employ operational amplifiers.

## - Inverting Amplifier



The gain, $G$, of such device is given by $G=\frac{V_{\text {out }}(t)}{V_{\text {in }}(t)}=-\frac{R_{2}}{R_{1}}$.

## - Summing Amplifier



The output signal is given by $V_{\text {out }}(t)=-\left(\frac{R_{4}}{R_{1}}\right) V_{1}(t)-\left(\frac{R_{4}}{R_{2}}\right) V_{2}(t)-\left(\frac{R_{4}}{R_{3}}\right) V_{3}(t)$.

If $R_{1}=R_{2}=R_{3}=R$, we have $V_{\text {out }}(t)=-\frac{R_{4}}{R}\left[V_{1}(t)+V_{2}(t)+V_{3}(t)\right]$, and the output voltage is then proportional to the sum of the input voltages.

For only one input and a constant reference voltage $\mathrm{V}_{\text {ref }}$, we obtain

$$
V_{\text {out }}(t)=-\left(\frac{R_{4}}{R_{1}}\right) V_{1}(t)-\left(\frac{R_{4}}{R_{2}}\right) V_{\text {ref }},
$$

where the second term represents an offset voltage. This provides a convenient method for obtaining an output signal with any required voltage offset.

## - Differentiation Circuit

To obtain a differentiation circuit, we replace the input resistor of the inverting amplifier with a capacitor.


The output signal is expressed as $V_{\text {out }}(t)=-R C \frac{d V_{\text {in }}(t)}{d t}$, and is therefore proportional to the derivative of the input signal.

## - Integration Circuit

Integration is obtained by reversing the resistor and the capacitor. The capacitor is now in the feedback loop.


We have $\frac{d V_{\text {out }}(t)}{d t}=-\frac{1}{R C} V_{\text {in }}(t) \rightarrow V_{\text {out }}(t)=-\frac{1}{R C} \int V_{\text {in }}(t) d t$. The output signal is proportional to the integral of the input signal.

## - Differential Amplifiers

The differential amplifier amplifies the difference between two input signals (-) and (+). It forms the central basis of more sophisticated instrumentation amplifier circuits.


The voltage divider rule tells us that $V_{3}(t)=\frac{R_{2} V_{2}(t)}{R_{1}+R_{2}}$.

In addition, we have $\frac{V_{1}(t)-V_{3}(t)}{R_{1}}+\frac{V_{\text {out }}(t)-V_{3}(t)}{R_{2}}=0$, which yields $V_{\text {out }}(t)=\frac{R_{2}}{R_{1}}\left[V_{2}(t)-V_{1}(t)\right]$.

Such differential amplifier is usually limited in its performance by its low input impedance. Two buffer amplifiers are commonly added to remove this limitation as follows:


- END -

