

Bc100400662

MC100401285

# **CS302- Digital Logic Design**

LATEST SOLVED MCQS FROM MIDTERM PAPERS bc100400662asad@gmail.com

Moaaz.pk@gmail.com

MC100401285@gmail.com

# May 07,2011

Latest Mcqs VGJW01 PSMD01





Muhammad Moaaz Siddiq - MCS (2nd)

mc100401285@Gmail.com

Campus:- Institute of E-Learning & Modern Studies (IEMS) Muhammad Asad Ali - BCS(3rd)

bc100400662asad@gmail.com

Campus: -Virtual University Campus, Gujranwala

Muhammad Moaaz Siddiq – MCS (2nd) mc100401285@Gmuil.com Campus:- Institute of E-Learning & Modern Studies (IEMS) Muhammad Asad Ali – BCS(3rd) bc100400662asad@gmail.com Campus : -Virtual University Campus, Gujranwala

# MIDTERM EXAMINATION Spring 2010

**Question No: 1** (Marks: 1) - Please choose one A SOP expression is equal to 1

► All the variables in domain of expression are present

► At least one variable in domain of expression is present.

▶ When one or more product terms in the expression are equal to 0.

▶ When one or more product terms in the expression are equal to 1. (Page 86)

#### Question No: 2 (Marks: 1) - Please choose one

The output A < B is set to 1 when the input combinations is \_\_\_\_\_

▶ A=10, B=01
▶ A=11, B=01
▶ A=01, B=01
▶ A=01, B=10 (Page 109)

#### Question No: 3 (Marks: 1) - Please choose one

Two 2-bit comparator circuits can be connected to form single 4-bit comparator

True (Page 154)
False

**Question No: 4** (Marks: 1) - Please choose one High level Noise Margins (V<sub>NH</sub>) of CMOS 5 volt series circuits is \_\_\_\_\_\_

0.3 V
0.5 V
0.9 V (Page 65)
3.3 V

# Question No: 5 (Marks: 1) - Please choose one

If we multiply "723" and "34" by representing them in floating point notation i.e. by first, converting them in floating point representation and then multiplying them, the value of mantissa of result will be \_\_\_\_\_

24.582 (But not sure)
2.4582
24582

Muhammad Moaaz Siddiq - MCS (2nd) mc100401285@Gmail.com Campus:- Institute of E-Learning & Modern Studies (IEMS) Muhammad Asad Ali – BCS(3rd) bewo 400662484d@gmail.com Campus : -Virtual University Campus, Gujranwala

▶ 0.24582 Question No: 6 (Marks: 1) - Please choose one The output of the expression F=A+B+C will be Logic when A=0, B=1, C=1. the symbol'+' here represents OR Gate. ► Undefined ► One ► Zero ▶ 10 (binary) Question No: 7 (Marks: 1) - Please choose one If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and then the R input goes to 0, the latch will be **SET** (page 220) ► RESET ► Clear ► Invalid Question No: 8 (Marks: 1) - Please choose one 3.3 v CMOS series is characterized by \_\_\_\_\_\_ and \_\_\_\_\_ as compared to the 5 v CMOS series. ► Low switching speeds, high power dissipation ► Fast switching speeds, high power dissipation ► Fast switching speeds, very low power dissipation (page61) ► Low switching speeds, very low power dissipation Question No: 9 (Marks: 1) - Please choose one The binary value "1010110" is equivalent to decimal \_\_\_\_\_ ▶ 86 (According to Formula) ▶ 87 ▶ 88 ▶ 89 **Question No: 10** (Marks: 1) - Please choose one The \_\_\_\_\_ Encoder is used as a keypad encoder.  $\blacktriangleright$  2-to-8 encoder ► 4-to-16 encoder ► BCD-to-Decimal Muhammad Moaaz Siddiq-MCS (2nd) Muhammad Asad Ali - BCS(3rd) Campus:- Institute of E-Learning & Modern Campus : - Virtual University Campus, Studies (IEMS) Gujranwala



**Question No: 14** (Marks: 1) - Please choose one Demultiplexer has

Question No: 13 (Marks: 1) - Please choose one

► Single input and single outputs.

The Quad Multiplexer has \_\_\_\_\_ outputs

▶ 4 (Page 217)

▶ 8
▶ 12
▶ 16

- ► Multiple inputs and multiple outputs.
- ► Single input and multiple outputs. (Page 178)
- Multiple inputs and single output.

#### Question No: 15 (Marks: 1) - Please choose one

The expression \_\_\_\_\_\_ is an example of Commutative Law for Multiplication.

Muhammad Moaaz Siddiq – MCS (2nd) mc100401285@fmail.com Campus:- Institute of E-Learning & Modern Studies (IEMS) Muhammad Asad Ali – BCS(3rd) bewo 400662asad@gmail.com Campus : -Virtual University Campus, Gujranwala



- ► to decode data
- ► to convert from serial to parralel data

# MIDTERM EXAMINATION Spring 2010

### Question No: 1 (Marks: 1) - Please choose one

The maximum number that can be represented using unsigned octal system is \_\_\_\_\_



#### Question No: 2 (Marks: 1) - Please choose one

If we add "723" and "134" by representing them in floating point notation i.e. by first, converting them in floating point representation and then adding them, the value of exponent of result will be \_\_\_\_\_



Question No: 3 (Marks: 1) - Please choose one The diagram given below represents \_\_\_\_\_



Demorgans law

Muhammad Moaaz Siddiq – MCS (2nd) mc100401285@Gmail.com Campus:- Institute of E-Learning & Modern Studies (IEMS) Muhammad Asad Ali – BCS(3rd) beno 400662asad@gmail.com Campus : -Virtual University Campus, Gujranwala

- Associative law
- Product of sum form (According to rule of theorem)
- Sum of product form

**Question No: 4** (Marks: 1) - Please choose one The range of Excess-8 code is from \_\_\_\_\_ to \_\_\_\_\_

▶ +7 to -8 (Page 34)
▶ +8 to -7

- ► +9 to -8
- ► -9 to +8

#### Question No: 5 (Marks: 1) - Please choose one

A non-standard POS is converted into a standard POS by using the rule \_\_\_\_\_

$$A + \overline{A} = 1$$

$$A\overline{A} = 0$$

$$Page 85$$

$$A + A = 1$$

$$A + B = B + A$$

#### Question No: 6 (Marks: 1) - Please choose one

The 3-variable Karnaugh Map (K-Map) has \_\_\_\_\_ cells for min or max terms



#### Question No: 7 (Marks: 1) - Please choose one

The binary numbers A = 1100 and B = 1001 are applied to the inputs of a comparator. What are the output levels?

A > B = 1, A < B = 0, A < B = 1</li>
A > B = 0, A < B = 1, A = B = 0</li>
A > B = 1, A < B = 0, A = B = 0 (Page 109)</li>
A > B = 0, A < B = 1, A = B = 1</li>

Question No: 8 (Marks: 1) - Please choose one A particular Full Adder has 3 inputs and 2 output (Page 135)

- ► 3 inputs and 3 output
- ► 2 inputs and 3 output
- ► 2 inputs and 2 output

Muhammad Moaaz Siddiq - MCS (2nd) mc100401285@Cimail.com Campus:- Institute of E-Learning & Modern Studies (IEMS) Muhammad Asad Ali – BCS(3rd) bruoo 400662asad@gmail.com Campus : -Virtual University Campus, Gujranwala





calculating 1's complement and inverting Most significant bit

#### Question No: 15 (Marks: 1) - Please choose one

The binary value "1010110" is equivalent to decimal \_



#### **Question No: 16 (Marks: 1) - Please choose one** Tri-State Buffer is basically a/an \_\_\_\_\_ gate.

► AND

- ► OR
- ► NOT

► XOR (Page 186)

#### **MIDTERM EXAMINATION 2010**

1. The binary value "11011" is equivalent to \_\_\_\_\_

- ► <u>1B (According to rule)</u>
- ►1C
- ►1D
- ►1E
- 2. An important application of AND Gate is its use in counter circuit

► True (Page 281)
► False

3. The OR Gate performs a Boolean \_\_\_\_\_\_ function

#### ► Addition (Page 42)

- ► Subtraction
- ► Multiplication
- ► Division
- 4. TTL based devices work with a dc supply of \_\_\_\_\_ Volts

```
►+10
►+5 (Page 61)
►+3
```

Muhammad Moaaz Siddiq - MCS (2nd) mc100401285@Gmail.com Campus:- Institute of E-Learning & Modern Studies (IEMS) Muhammad Asad Ali – BCS(3rd) bewo40066243.ul@gmail.com Campus : -Virtual University Campus, Gujranwala

#### ▶3.3

5. A standard POS form has \_\_\_\_\_\_ terms that have all the variables in the domain of the expression.

► <u>Sum (Page 85)</u>

- ▶ Product
- ► Min
- ► Composite
- 6. A SOP expression having a domain of 3 variables will have a truth table having \_\_\_\_\_\_ combinations of inputs and corresponding output values.



#### 7. A BCD to 7-Segment decoder has

- ► 3 inputs and 7 outputs
- ► <u>4 inputs and 7 outputs (Page 103)</u>
- ► 7 inputs and 3 outputs
- ▶ inputs and 4 outputs



8. In the Karnaugh map shown above, which of the loops shown represents a legal grouping?



# 9. The binary value of 1010 is converted to the product term ABCD

Muhammad Moaaz Siddiq - MCS (2nd) mc100401285@Gmail.com Campus:- Institute of E-Learning & Modern Studies (IEMS) Muhammad Asad Ali – BCS(3rd) bewo 400662434d@gnull.com Campus : -Virtual University Campus, Gujranwala



- 10. The binary numbers A = 1100 and B = 1001 are applied to the inputs of a comparator. What are the output levels?
- ► A > B = 1, A < B = 0, A < B = 1► A > B = 0, A < B = 1, A = B = 0► A > B = 1, A < B = 0, A = B = 0 (Page 109) ► A > B = 0, A < B = 1, A = B = 1

11.  $C_{out1} + S_3(S_2 + S_1)$  is boolean expression for

► Half Adder

- ► Full Adder
- ► The Invalid BCD Detector Circuit (page 142)

► Parity Checker

12. 3-to-8 decoder can be used to implement Standard SOP and POS Boolean expressions

► <u>True (Page 160)</u>► False

13. The device shown here is most likely a \_\_\_\_\_



- ► Comparator
- ► Multiplexer
- ► **Demultiplexer** click here for detail
- ► Parity generator

# 14. The GAL22V10 has \_\_\_\_\_ inputs

Muhammad Moaaz Siddiq – MCS (2nd) mc10040185@Gmail.com Campus:- Institute of E-Learning & Modern Studies (IEMS) Muhammad Asad Ali – BCS(3rd) bewoqoo662asad@gnull.com Campus : -Virtual University Campus, Gujranwala ▶ 22 (Page 195)
▶ 10
▶ 44
▶ 20

15. A latch retains the state unless

► Power is turned off

- ► Input is changed (page 218)
- ► Output is changed
- ► Clock pulse is changed
- 16. If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and then the R input goes to 0, the latch will be \_\_\_\_\_.

► <u>SET (Page 220)</u>

- ► RESET
- ►Clear
- ► Invalid
- 17. Consider a circuit consisting of two consecutive NOT gates, the entire circuit belongs to a CMOS 5 Volt series, if certain voltage is applied on the input, the output voltage of Logic high signal (V<sub>oH</sub>) will be in the range of \_\_\_\_\_ volts.
- ►4 to 4.5
- ▶ <u>4.5 to 5</u>
- ▶0 to 4.5
- ►0 to 3.5

**18.** A.(B.C) = (A.B).C is an expression of \_\_\_\_\_

- ► Demorgan's Law
- ► Distributive Law
- ► Commutative Law

► <u>Associative Law (Page 72)</u>

19. The 4-bit 2's complement representation of "+5" is \_\_\_\_\_

- ▶1010
- ▶1110
- ▶<u>1011</u>
- ▶0101

Muhammad Moaaz Siddiq - MCS (2nd) mc100401285@Gmail.com Campus:- Institute of E-Learning & Modern Studies (IEMS) Muhammad Asad Ali – BCS(3rd) beno 400662asad@gmail.com Campus : -Virtual University Campus, Gujranwala





#### Question No: 7 (Marks: 1) - Please choose one

The binary numbers A = 1100 and B = 1001 are applied to the inputs of a comparator. What are the output levels?

A > B = 1, A < B = 0, A < B = 1</li>
A > B = 0, A < B = 1, A = B = 0</li>
A > B = 1, A < B = 0, A = B = 0 (Page 109)</li>
A > B = 0, A < B = 1, A = B = 1</li>

**Question No: 8** (Marks: 1) - Please choose one A particular Full Adder has

#### ▶ 3 inputs and 2 output (Page 135)

► 3 inputs and 3 output

▶ 16

- ► 2 inputs and 3 output
- ► 2 inputs and 2 output

# Question No: 9 (Marks: 1) - Please choose one

The function to be performed by the processor is selected by set of inputs known as \_\_\_\_\_

#### Function Select Inputs (Page 147)

Muhammad Moaaz Siddiq – MCS (2nd) mc100401285@Cinull.com Campus:- Institute of E-Learning & Modern Studies (IEMS) Muhammad Asad Ali – BCS(3rd) bewo 400662484d@gmail.com Campus : -Virtual University Campus, Gujranwala







mc100401285@Gmail.com Campus:-Institute of E-Learning & Modern Studies (IEMS) Muhammad Asad Ali – BCS(3rd) bewo 400662asad@gnall.com Campus : -Virtual University Campus, Gujranwala  $\blacktriangleright 14^{tn}$ 

► No output wire will be activated (Page 163)

# Question No: 4 (Marks: 1) - Please choose one

Half-Adder Logic circuit contains 2 XOR Gates

► True

False (Page 135)

Question No: 5 (Marks: 1) - Please choose one

A particular Full Adder has

► 3 inputs and 2 output (Page 135)

- ▶ 3 inputs and 3 output
- ▶ 2 inputs and 3 output
- ► 2 inputs and 2 output

Question No: 6 (Marks: 1) - Please choose one

 $Sum = A \oplus B \oplus C$ CarryOut = C(A \oplus B) + AB

are the Sum and CarryOut expression of

► Half Adder

**Full Adder** (Page 135)

► 3-bit parralel adder

► MSI adder cicuit

# Question No: 7 (Marks: 1) - Please choose one

\_A Karnaugh map is similar to a truth table because it presents all the possible values of input variables and the resulting output of each value.

True click here for detail
 False

Question No: 8 (Marks: 1) - Please choose one The output A < B is set to 1 when the input combinations is \_\_\_\_\_

▶ A=10, B=01
▶ A=11, B=01
▶ A=01, B=01
▶ A=01, B=10 (Page 109)

# Question No: 9 (Marks: 1) - Please choose one

The 4-variable Karnaugh Map (K-Map) has \_\_\_\_\_\_cells for min or max terms

- ▶ 4
- ▶ 8
- ▶ 12

Muhammad Moaaz Siddiq – MCS (2nd) mc100401285@Gmull.com Campus:- Institute of E-Learning & Modern Studies (IEMS) Muhammad Asad Ali – BCS(3rd) bewo 400662asad@gnail.com Campus : -Virtual University Campus, Gujranwala

#### ▶ 16 (Page 90)

#### Question No: 10 (Marks: 1) - Please choose one

Generally, the Power dissipation of \_\_\_\_\_\_devices remains constant throughout their operation.

► TTL (Page 65)

- CMOS 3.5 series
- CMOS 5 Series
- ► Power dissipation of all circuits increases with time.

**Question No: 11** (Marks: 1) - Please choose one The ecimal "8" is represented as \_\_\_\_\_\_using Gray-Code.

▶ 0011
▶ 1100 (page 36)
▶ 1000
▶ 1010

Question No: 12 (Marks: 1) - Please choose one

(A+B).(A+C) = \_\_\_\_\_ ► B+C ► A+BC (According to rule) ► AB+C ► AC+B

**Question No: 13** (Marks: 1) - Please choose one A.(B+C) = A.B + A.C is the expression of

- ► Demorgan's Law
- Commutative Law
- **Distributive Law** (Page 73)
- Associative Law

**Question No: 14** (Marks: 1) - Please choose one NOR Gate can be used to perform the operation of AND, OR and NOT Gate

FALSE
TRUE (Page 50)

Question No: 15 (Marks: 1)- Please choose oneIn ANSI/IEEE Standard 754 "Mantissa" is represented by \_\_\_\_\_\_32-bits\_\_\_\_\_bits

8-bits
 16-bits

► 32-bits (Page 24)

Muhammad Moaaz Siddiq - MCS (2nd) mc100401285@Gmuil.com Campus:- Institute of E-Learning & Modern Studies (IEMS) Muhammad Asad Ali – BCS(3rd) bewoqoo662asad@gnull.com Campus : -Virtual University Campus, Gujranwala





Muhammad Moaaz Siddiq – MCS (2nd) mcno401285@Gmail.com Campus:- Institute of E-Learning & Modern Studies (IEMS)

Muhammad Asad Ali – BCS(3rd) bewo 400662asad@ymail.com Campus : -Virtual University Campus, Gujranwala







**Question No: 9** (Marks: 1) - Please choose one The main use of the Multiplexer is to

Multiplexer click here for detail

EN -

► Comparator

DemultiplexerParity generator

#### Select data from multiple sources and to route it to a single Destination (Page 167)

- ► Select data from Single source and to route it to a multiple Destinations
- ► Select data from Single source and to route to single destination
- Select data from multiple sources and to route to multiple destinations

#### Question No: 10 (Marks: 1) - Please choose one

A logic circuit with an output  $X = \overline{A}BC + \overline{A}B$  consists of \_\_\_\_\_.

Muhammad Moaaz Siddiq - MCS (2nd) mc100401285@Cmail.com Campus:- Institute of E-Learning & Modern Studies (IEMS) Muhammad Asad Ali – BCS(3rd) bewo 400662asad@gmail.com Campus : -Virtual University Campus, Gujranwala



# ▶ 8-bit (Page 38) ▶ 16-bit

# Question No: 16 (Marks: 1) - Please choose one

The diagram given below represents \_\_\_\_\_



Question No: 3 (Marks: 1) - Please choose one The values that exceed the specified range can not be correctly represented and are considered as \_

> Muhammad Moaaz Siddiq - MCS (2nd) mc100401285@Email.com Campus:- Institute of E-Learning & Modern Studies (IEMS)

Muhammad Asad Ali – BCS(3rd) bewo 400662 as ad@gmail.com Campus : -Virtual University Campus, Gujranwala



Muhammad Moaaz Siddiq - MCS (2nd) mc100401285@Email.com Campus:- Institute of E-Learning & Modern Studies (IEMS) Muhammad Asad Ali – BCS(3rd) bewo 400662asad@gmail.com Campus : -Virtual University Campus, Gujranwala

# $Question \ No: 7 \quad (\ Marks: 1 \ ) \quad - \ Please \ choose \ one$

The output of an AND gate is one when \_\_\_\_\_

#### All of the inputs are one

- Any of the input is one
- ► Any of the input is zero
- ► All the inputs are zero

#### Question No: 8 (Marks: 1) - Please choose one

The 4-variable Karnaugh Map (K-Map) has \_\_\_\_\_ cells for min or max terms

4
8
12
16 (Page 90)

**Question No: 9** (Marks: 1) - Please choose one A BCD to 7-Segment decoder has

► 3 inputs and 7 outputs

▶ 4 inputs and 7 outputs (Page 103)

- ▶ 7 inputs and 3 outputs
- ▶ 7 inputs and 4 outputs

#### Question No: 10 (Marks: 1) - Please choose one

Two 2-input, 4-bit multiplexers 74X157 can be connected to implement a \_\_\_\_\_ multiplexer.

- ▶ 4-input, 8-bit
- ▶ 4-input, 16-bit
- ▶ 2-input, 8-bit
- ▶ 2-input, 4-bit (Page 169)

**Question No: 11** (Marks: 1) - Please choose one The PROM

consists of a fixed non-programmable \_\_\_\_\_ Gate array configured as a decoder.

AND (Page 182)

- ► OR
- ► NOT
- ► XOR

**Question No: 12** (Marks: 1) - Please choose one In ABEL the variable 'A' is treated separately from variable 'a'

> Muhammad Moaaz Siddiq – MCS (2nd) menooqon&5@Gmail.com Campus:- Institute of E-Learning & Modern Studies (IEMS)

Muhammad Asad Ali – BCS(3rd) bewo 400662asad@gmail.com Campus : -Virtual University Campus, Gujranwala True (Page 201)
False

# Question No: 13 (Marks: 1) - Please choose one

The ABEL notation equivalent to Boolean expression A+B is:

A & B
A ! B
A # B (Page 201)
A \$ B
L-21

#### Question No: 14 (Marks: 1) - Please choose one

If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and then the R input goes to 0, the latch will be

► SET (Page 220)

► RESET

► Clear

Invalid

**Question No: 15** (Marks: 1) - Please choose one Demultiplexer has

- ► Single input and single outputs.
- Multiple inputs and multiple outputs.
- ► Single input and multiple outputs. (Page 178)
- ► Multiple inputs and single output.

**Question No: 16** (Marks: 1) - Please choose one Which one is true:

▶ Power consumption of TTL is higher than of CMOS (Page 61)

- ► Power consumption of CMOS is higher than of TTL
- ► Both TTL and CMOS have same power consumption
- ▶ Power consumption of both CMOS and TTL depends on no. of gates in the circuit.

# MIDTERM EXAMINATION Fall 2009

<u>Question No: 1 (Marks: 1) - Please choose one</u> The first Least Significant digit in decimal number system has

**position 0 and weight equal to 1** position 1 and weight equal to 0

> Muhammad Moaaz Siddiq – MCS (2nd) mc10040185@Gmail.com Campus:- Institute of E-Learning & Modern Studies (IEMS)

Muhammad Asad Ali – BCS(3rd) bewoqoo662asad@gnull.com Campus : -Virtual University Campus, Gujranwala position 1 and weight equal to 10 position 0 and weight equal to 10

**Question No: 2** (Marks: 1) - Please choose one The decimal equivalent of the binary number "10011" is

**19 (According to rule)**9929None of given options

Question No: 3(Marks: 1) - Please choose oneIn ANSI/IEEE Standard 754 "Mantissa" is represented by \_\_\_\_\_32-bits\_\_\_\_\_bits

► 8-bits

▶ 16-bits

► 32-bits (Page 24)

► 64-bits

Question No: 4 (Marks: 1) - Please choose one The binary value "11011" is equivalent to

**1B** (According to rule)

1C

1D

1E

Question No: 6 (Marks: 1) - Please choose one The diagram given below represents



Demorgans law Associative law **Product of sum form** (According to rule) Sum of product form

Question No: 7 (Marks: 1) - Please choose one NOR gate is formed by connecting

OR Gate and then NOT Gate (Page 47) NOT Gate and then OR Gate

> Muhammad Moaaz Siddiq - MCS (2nd) mc100401285@Cimuil.com Campus:- Institute of E-Learning & Modern Studies (IEMS)

Muhammad Asad Ali – BCS(3rd) bruoo 400662asad@gmail.com Campus : -Virtual University Campus, Gujranwala

```
AND Gate and then OR Gate
OR Gate and then AND Gate
Ouestion No: 8
                    (Marks: 1) - Please choose one
"74ALS" stands for
Advanced Low-frequency Schottky TTL
Advanced Low-dissipation Schottky TTL
Advanced Low-Power Schottky TTL (Page 61)
Advanced Low-propagation Schottky TTL
                   (Marks: 1) - Please choose one
Question No: 9
An adder circuit can be used to perform subtraction operation
True (Page 146)
False
Ouestion No: 10
                    (Marks: 1) - Please choose one
For a 3-to-8 decoder how many 2-to-4 decoders will be required?
2
3
   (Page 160)
4
1
Question No: 11
                    (Marks: 1) - Please choose one
3-to-8 decoder can be used to implement Standard SOP and POS Boolean expressions
True
        Page 161
False
Question No: 12
                    (Marks: 1) - Please choose one
Two 2-input, 4-bit multiplexers 74X157 can be connected to implement a multiplexer.
2-input, 4-bit
4-input, 8-bit
4-input, 16-bit
2-input, 8-bit (Page 171)
                    (Marks: 1) - Please choose one
Ouestion No: 13
The four outputs of two 4-input multiplexers, connected to form a 16-input multiplexer, are connected
together through a 4-input gate
AND
OR (Page 171-172)
NAND
XOR
```

Muhammad Moaaz Siddiq - MCS (2nd) mc100401285@Gmail.com Campus:- Institute of E-Learning & Modern Studies (IEMS) Muhammad Asad Ali – BCS(3rd) brioo footfaasud@gmail.com Campus : -Virtual University Campus, Gujranwala Question No: 14(Marks: 1) - Please choose oneThe Programmable Array Logic (PAL) hasAND array and aOR array

Fixed, programmable **Programmable, fixed** (Page 182) Fixed, fixed Programmable, programmable

Question No: 15 (Marks: 1) - Please choose one Sequential circuits have storage elements

True (Page 218) False

Question No: 16(Marks: 1) - Please choose oneDemultiplexer has

Single input and single outputs. Multiple inputs and multiple outputs. Single input and multiple outputs. (Page 178) Multiple inputs and single output.

> Muhammad Moaaz Siddiq - MCS (2nd) mc100401285@Cinuil.com Campus:- Institute of E-Learning & Modern Studies (IEMS)

Muhammad Asad Ali – BCS(3rd) beno 400662asad@gmail.com Campus : -Virtual University Campus, Gujranwala